| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | low-power: improve debug logic | xoviat | 2025-12-06 | 1 | -2/+2 |
| | | |||||
| * | stm32: use typelevel timer type | xoviat | 2025-11-27 | 1 | -12/+18 |
| | | |||||
| * | timer: add writable ring buffer | xoviat | 2025-11-25 | 1 | -0/+1 |
| | | |||||
| * | stm32/stop: move stop_with_rtc into init | xoviat | 2025-11-04 | 1 | -2/+2 |
| | | |||||
| * | stm32/afio: use type inference for timer remaps as well. | Dario Nieuwenhuis | 2025-09-05 | 1 | -36/+7 |
| | | |||||
| * | Add STM32F1 AFIO remap | Fabian Wolter | 2025-09-05 | 1 | -1/+30 |
| | | |||||
| * | stm32: rename timer channel trait; replace impls via macro with impls ↵ | melvdl | 2025-06-27 | 1 | -24/+24 |
| | | | | | generic over timer channels | ||||
| * | stm32: generify timer channels | melvdl | 2025-06-26 | 1 | -25/+86 |
| | | |||||
| * | Merge pull request #4044 from yodaldevoid/stm32-opm-timer | Dario Nieuwenhuis | 2025-04-06 | 1 | -0/+10 |
| |\ | | | | | STM32: One pulse mode timer | ||||
| | * | stm32/timer: Support one pulse mode | Gabriel Smith | 2025-04-04 | 1 | -0/+1 |
| | | | | | | | | | | | Currently does not support output pins so it really is only useful to create delayed interrupts based on external signals. | ||||
| | * | stm32/timer: Merge channel typestate structs | Gabriel Smith | 2025-04-04 | 1 | -0/+9 |
| | | | |||||
| * | | Remove Peripheral trait, rename PeripheralRef->Peri. | Dario Nieuwenhuis | 2025-03-27 | 1 | -2/+2 |
| |/ | |||||
| * | Use inline const for initializing arrays. (#3567) | Dario Nieuwenhuis | 2024-11-24 | 1 | -3/+2 |
| | | |||||
| * | Make clone_unchecked work | Grant Miller | 2024-09-21 | 1 | -1/+1 |
| | | |||||
| * | wip: split by value | Grant Miller | 2024-09-07 | 1 | -0/+1 |
| | | |||||
| * | pwm_input is working on F446 | Bruno Bousquet | 2024-05-29 | 1 | -0/+1 |
| | | |||||
| * | fix fmt for ci | Bruno Bousquet | 2024-05-06 | 1 | -0/+1 |
| | | |||||
| * | add async capture | Bruno Bousquet | 2024-05-06 | 1 | -1/+92 |
| | | |||||
| * | format timer/mod.rs | Bruno Bousquet | 2024-05-05 | 1 | -1/+1 |
| | | |||||
| * | create input_capture | Bruno Bousquet | 2024-05-05 | 1 | -0/+1 |
| | | |||||
| * | add missing interrupt for timer | eZio Pan | 2024-04-05 | 1 | -39/+66 |
| | | |||||
| * | "separate CC interrupt" is for AdvCh4 only | eZio Pan | 2024-04-05 | 1 | -19/+20 |
| | | |||||
| * | move `enable_outputs` to private trait ... | eZio Pan | 2024-04-05 | 1 | -6/+37 |
| | | | | | ... to avoid API leaking. | ||||
| * | stm32/timer: simplify traits, convert from trait methods to struct. | Dario Nieuwenhuis | 2024-03-23 | 1 | -883/+122 |
| | | |||||
| * | stm32: Fix psc compile error with current stm32-data | René van Dorst | 2024-03-20 | 1 | -4/+4 |
| | | | | | | Commit https://github.com/embassy-rs/stm32-data/commit/cc525f1b252c91272529cbea1d3d4399b43c60b4 has changed the definition of the `psc` register. Update timer/mod.rs to reflect the stm32-data change. | ||||
| * | STM32 SimplePwm: Fix regression and re-enable output pin | Ralf | 2024-03-08 | 1 | -6/+31 |
| | | | | | | | | | PR #2499 implemented timer hierarchy, but removed enable_outputs() from trait CaptureCompare16bitInstance and from SimplePwm. This functions is required for advanced timers to set bit BDTR.MOE and to enable the output signal. | ||||
| * | update metapac | eZio Pan | 2024-02-29 | 1 | -6/+6 |
| | | |||||
| * | stm32: timers: use TIMx_CC interrupt source for advanced timers | Torin Cooper-Bennun | 2024-02-26 | 1 | -4/+15 |
| | | | | | fixes (hopefully) time driver when using TIM1/8/20 | ||||
| * | hal-internal: remove impl DerefMut for PeripheralRef. | Dario Nieuwenhuis | 2024-02-20 | 1 | -32/+32 |
| | | | | | | | | | | if you have `PeripheralRef<'a, AnyPIn>` for pin A, and `AnyPin` (owned) for pin B, you can `mem::swap` them. so, getting access forever to pin A, just by "sacrificing" pin B this defeats the point of PeripheralRef, which is if you got a `PeripheralRef<'a, T>` then you're only allowed to use the peripheral for `'a`. Also some drivers rely on the fact only one instance of a singleton exists for soundness, so this is a soundness fix for those. | ||||
| * | timer-doc-fix | eZio Pan | 2024-02-10 | 1 | -8/+14 |
| | | |||||
| * | use cfg_if to reduce macro condition | eZio Pan | 2024-02-10 | 1 | -20/+14 |
| | | |||||
| * | doc fix | eZio Pan | 2024-02-10 | 1 | -8/+11 |
| | | |||||
| * | restore original public API of timer, but keep new PAC | eZio Pan | 2024-02-10 | 1 | -288/+233 |
| | | |||||
| * | bug fix | eZio Pan | 2024-02-10 | 1 | -3/+3 |
| | | |||||
| * | stm32-timer: filter out c0, f1 and f37x | eZio Pan | 2024-02-10 | 1 | -3/+3 |
| | | |||||
| * | stm32-timer: L0 is special | eZio Pan | 2024-02-10 | 1 | -0/+20 |
| | | |||||
| * | add methods with macro | eZio Pan | 2024-02-10 | 1 | -262/+226 |
| | | |||||
| * | update timer mod after stm32-metapac timer_v2 | eZio Pan | 2024-02-09 | 1 | -111/+403 |
| | | |||||
| * | refactor with clippy | eZio Pan | 2024-01-06 | 1 | -9/+6 |
| | | |||||
| * | impl waveform with TIM Channel | eZio Pan | 2024-01-06 | 1 | -0/+25 |
| | | |||||
| * | stm32/timer: add missing supertrait bounds. | Dario Nieuwenhuis | 2024-01-02 | 1 | -4/+7 |
| | | |||||
| * | record&restore TIM OC to it's earlier state | eZio Pan | 2023-12-29 | 1 | -0/+10 |
| | | |||||
| * | implement PWM waveform generating with DMA | eZio Pan | 2023-12-28 | 1 | -1/+17 |
| | | |||||
| * | stm32/timer: docs. | Dario Nieuwenhuis | 2023-12-19 | 1 | -24/+134 |
| | | |||||
| * | stm32: more docs. | Dario Nieuwenhuis | 2023-12-18 | 1 | -0/+3 |
| | | |||||
| * | after stm32-metapac update, TIM CR1 ARPE enum to bool | eZio Pan | 2023-12-14 | 1 | -1/+1 |
| | | |||||
| * | stm32/timer: Fix frequency off-by-one | Grant Miller | 2023-12-01 | 1 | -1/+4 |
| | | |||||
| * | Merge branch 'master' into center-align | Dion Dokter | 2023-10-20 | 1 | -3/+39 |
| |\ | |||||
| | * | STM32: timer enable_output does not take bool, but just enables the output | Ralf | 2023-10-13 | 1 | -4/+4 |
| | | | |||||
| | * | STM32: Fix regression in advanced timer to enable output of PWM signal by ↵ | Ralf | 2023-10-13 | 1 | -3/+11 |
| | | | | | | | | | partly reverting commit 74eb519 | ||||
