aboutsummaryrefslogtreecommitdiff
path: root/examples/stm32u5
Commit message (Collapse)AuthorAgeFilesLines
* bump embassy-time 0.3, embassy-executor 0.5, embassy-net 0.4.Dario Nieuwenhuis2024-01-111-2/+2
|
* Update STM32 RCC U5 to support P and Q dividersTyler Gilbert2024-01-031-0/+2
|
* examples: configure executor task arena sizes.Dario Nieuwenhuis2024-01-021-2/+2
|
* ci: use beta, add secondary nightly ci.Dario Nieuwenhuis2023-12-214-4/+1
|
* Update all references to `embasy-executor` to the latest versionJesse Braham2023-12-061-1/+1
|
* update release version in examples and other cratesScott Mabin2023-12-041-2/+2
|
* Remove nightly and unstable-traits features in preparation for 1.75.Dario Nieuwenhuis2023-11-291-1/+1
|
* executor: release v0.3.3Dario Nieuwenhuis2023-11-151-1/+1
|
* stm32/rcc: consistent casing and naming for PLL enums.Dario Nieuwenhuis2023-11-131-1/+1
|
* Update heapless to v0.8, embedded-nal-async to v0.7Dario Nieuwenhuis2023-11-101-1/+1
|
* usb: remove msos-descriptor feature.Dario Nieuwenhuis2023-11-081-0/+1
|
* stm32/rcc: add shared code for hsi48 with crs support.Dario Nieuwenhuis2023-11-051-2/+1
|
* Release embassy-executor v0.3.1Dario Nieuwenhuis2023-11-011-1/+1
|
* Prepare embassy-net 0.2.1 and embassy-sync 0.4.0Dániel Buga2023-10-311-1/+1
|
* stm32: rename HSI16 -> HSIDario Nieuwenhuis2023-10-221-2/+2
|
* time: add `links` key, release v0.1.5.Dario Nieuwenhuis2023-10-161-1/+1
|
* time: Update examples, tests, and other code to use new Timer::after_x ↵Adam Greig2023-10-151-3/+3
| | | | convenience methods
* Release embassy-time 0.1.4Dániel Buga2023-10-121-1/+1
|
* stm32/rcc: use PLL enums from PAC.Dario Nieuwenhuis2023-10-091-3/+3
|
* stm32: u5: implement >55 MHz clock speedsWill Glynn2023-10-051-1/+6
| | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | This commit allows STM32U5 devices to operate at 160 MHz. On STM32U5, MSIS can run at 48 MHz and HSE can reach 50 MHz. Faster clocks require using PLL1's R output, though PLL1 can serve other functions besides using the R output for the system clock. This commit extracts a public `PllConfig` struct, primarily to place associated constructors on that type, but also with an eye towards enabling the P and Q outputs in a later commit. STM32U5 PLLs have various frequency requirements on each stage: after the `m` prescaler, after the `n` multiplier, and after the `r` divider. This commit implements the associated checks as assertions. This commit fixes clock calculation and PLL register configuration errors in PLL initialization. STM32U5 has a PWR peripheral which can be configured to push Vcore into different voltage ranges. System clocks exceeding 55 MHz require range 2, and system clocks exceeding 110 MHz require range 1. This commit adds `voltage_range` to `Config` and configures PWR as directed. The voltage range implies different performance limits on various clock signals, including inside a PLL. This commit implements voltage range <-> frequency range checks as assertions, and extracts the otherwise-repeated MSIS, HSI16, and HSE initialization into private methods on `Config`. STM32U5 frequencies above 55 MHz require using the PWR EPOD booster. The EPOD booster requires configuring a second `m` term for PLL1, `mboost`, such that it falls in a particular range. (Recall that >50 MHz cannot be reached without PLL1, so there is no scenario where EPOD is needed but PLL1 is not.) This commit configures and enables the EPOD booster automatically as required.
* feat: bump embassy-sync version to 0.3.0Ulf Lilleengen2023-09-141-1/+1
| | | | Update changelog in preparation for release
* Release embassy-time v0.1.3Jesse Braham2023-08-281-1/+1
|
* Bump executor crate version to 0.3.0Dániel Buga2023-08-231-1/+1
|
* Added debug=2 in release profile to all examples.Piotr Esden-Tempski2023-07-261-0/+3
| | | | | | | This makes rtt output work right when using `cargo run` in release mode. Debug was already enabled for release builds in some of the examples but not all.
* Add notes about setting chip name correctly for examples.Adam Greig2023-07-221-1/+2
|
* Release embassy-time v0.1.2Dario Nieuwenhuis2023-07-061-1/+1
|
* Update probe-rs-cli -> probe-rsDario Nieuwenhuis2023-06-291-2/+2
|
* stm32/otg: add VBUS detection.Dario Nieuwenhuis2023-06-271-1/+3
| | | | Fixes #1442.
* Remove embassy-cortex-m crate, move stuff to embassy-hal-common.Dario Nieuwenhuis2023-06-091-1/+1
|
* stm32: move to bind_interruptsxoviat2023-05-241-3/+6
| | | | disable lora functionality for now
* Fix some typosDirk Stolle2023-05-081-1/+1
|
* Bump versions preparing for -macros and -executor releaseUlf Lilleengen2023-04-271-1/+1
|
* Switch from probe-run to probe-rs-cli.Dario Nieuwenhuis2023-04-261-2/+2
| | | | | - probe-run screwed up the last release 2 weeks ago and it's still not fixed (issue 391). Doesn't look well maintained. - Even when it's not broken, it lags behind probe-rs-cli in new chips support because it's slow in updating probe-rs.
* enable inline-asm feature for cortex-m in examplespennae2023-04-181-1/+1
| | | | | | inline assembly is supported since rust 1.59, we're way past that. enabling this makes the compiled code more compact, and on rp2040 even decreses memory usage by not needing thunks in sram.
* Release embassy-sync v0.2.0Dario Nieuwenhuis2023-04-131-1/+1
|
* executor: add Pender, rework Cargo features.Dario Nieuwenhuis2023-04-031-1/+1
| | | | | | | | | This introduces a `Pender` struct with enum cases for thread-mode, interrupt-mode and custom callback executors. This avoids calls through function pointers when using only the thread or interrupt executors. Faster, and friendlier to `cargo-call-stack`. `embassy-executor` now has `arch-xxx` Cargo features to select the arch and to enable the builtin executors (thread and interrupt).
* usb: unify ControlHandler+DeviceStateHandler, route all control requests to ↵Dario Nieuwenhuis2023-02-081-1/+0
| | | | | | | | all handlers. - Allows classes to handle vendor requests. - Allows classes to use a single handler for multiple interfaces. - Allows classes to access the other events (previously only `reset` was available).
* stm32 otg: add examples.chemicstry2023-01-112-0/+109
|
* Bump defmt-rtt to 0.4Dario Nieuwenhuis2022-11-291-1/+1
|
* Switch to async-fn-in-traitDario Nieuwenhuis2022-11-251-5/+0
|
* all Cargo.toml: Add license to all crate Cargo.toml fileschrysn2022-10-071-0/+1
| | | | Closes: https://github.com/embassy-rs/embassy/issues/1002
* time: add more tick rates, use 1mhz as default.Dario Nieuwenhuis2022-09-021-1/+1
|
* split `embassy-util` into `embassy-futures`, `embassy-sync`.Dario Nieuwenhuis2022-08-221-1/+1
|
* Split embassy-time from embassy-executor.Dario Nieuwenhuis2022-08-182-3/+4
|
* Remove HAL initialization from #[embassy::main] macro.Dario Nieuwenhuis2022-08-171-2/+2
|
* Update to critical-section 1.0, atomic-polyfill 1.0Dario Nieuwenhuis2022-08-171-1/+1
|
* Split embassy crate into embassy-executor, embassy-util.Dario Nieuwenhuis2022-07-292-4/+5
|
* Merge pull request #822 from embassy-rs/remove-authorsDario Nieuwenhuis2022-06-181-1/+0
|\ | | | | Remove the authors field from Cargo.tomls
| * Remove the authors field from Cargo.tomlsDario Nieuwenhuis2022-06-181-1/+0
| | | | | | | | | | | | | | | | | | | | | | It currently contains whoever was first to write some code for the crate, even if many more people have contributed to it later. The field is "sort of" deprecated, it was made optional recently: https://rust-lang.github.io/rfcs/3052-optional-authors-field.html Due the the reasons listed there I believe removing it is better than setting it to generic fluff like "The Embassy contributors".
* | Merge pull request #821 from embassy-rs/defmt-traceDario Nieuwenhuis2022-06-181-0/+3
|\ \ | |/ |/| Add env DEFMT_LOG=trace to all examples.
generated by cgit (git 2.34.1) at 2026-04-06 17:45:14 +0000