aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorKaitlyn Kenwell <[email protected]>2023-12-08 17:20:23 -0500
committerGitHub <[email protected]>2023-12-08 17:20:23 -0500
commit5973e69244e6b4a6f19af84bc004a139cf3f7688 (patch)
treebf1390998b7f153f17c4b1556328d3d17b40a51c
parent4d3fcd8d2d841dc4bce9f2f3308e9e9929a1330a (diff)
Conditionally compile line for all stm32wb chips
-rw-r--r--embassy-stm32/src/usb/usb.rs2
1 files changed, 1 insertions, 1 deletions
diff --git a/embassy-stm32/src/usb/usb.rs b/embassy-stm32/src/usb/usb.rs
index 8b9a47f3b..295dc9198 100644
--- a/embassy-stm32/src/usb/usb.rs
+++ b/embassy-stm32/src/usb/usb.rs
@@ -263,7 +263,7 @@ impl<'d, T: Instance> Driver<'d, T> {
263 263
264 let regs = T::regs(); 264 let regs = T::regs();
265 265
266 #[cfg(any(stm32l5, stm32wb55, stm32wb35))] 266 #[cfg(any(stm32l5, stm32wb))]
267 crate::pac::PWR.cr2().modify(|w| w.set_usv(true)); 267 crate::pac::PWR.cr2().modify(|w| w.set_usv(true));
268 268
269 #[cfg(pwr_h5)] 269 #[cfg(pwr_h5)]