aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorUlf Lilleengen <[email protected]>2025-10-29 14:53:00 +0100
committerUlf Lilleengen <[email protected]>2025-10-29 14:53:00 +0100
commit776bf66d8754606cb651a63f7eecda153ca93e97 (patch)
tree46a551057456bfe5621fd242005f44d6c1e62dd5
parent85ee62fa7c0d00fc50677e94f5c02d4f52b601fc (diff)
fix: ppi bridge channel definitions
-rw-r--r--embassy-nrf/src/chips/nrf54l15_app.rs99
1 files changed, 87 insertions, 12 deletions
diff --git a/embassy-nrf/src/chips/nrf54l15_app.rs b/embassy-nrf/src/chips/nrf54l15_app.rs
index d635bb418..f5c9a8156 100644
--- a/embassy-nrf/src/chips/nrf54l15_app.rs
+++ b/embassy-nrf/src/chips/nrf54l15_app.rs
@@ -256,6 +256,87 @@ embassy_hal_internal::peripherals! {
256 PPI30_GROUP0, 256 PPI30_GROUP0,
257 PPI30_GROUP1, 257 PPI30_GROUP1,
258 258
259 // PPI BRIDGE channels
260 PPIB00_CH0,
261 PPIB00_CH1,
262 PPIB00_CH2,
263 PPIB00_CH3,
264 PPIB00_CH4,
265 PPIB00_CH5,
266 PPIB00_CH6,
267 PPIB00_CH7,
268
269 PPIB01_CH0,
270 PPIB01_CH1,
271 PPIB01_CH2,
272 PPIB01_CH3,
273 PPIB01_CH4,
274 PPIB01_CH5,
275 PPIB01_CH6,
276 PPIB01_CH7,
277
278 PPIB10_CH0,
279 PPIB10_CH1,
280 PPIB10_CH2,
281 PPIB10_CH3,
282 PPIB10_CH4,
283 PPIB10_CH5,
284 PPIB10_CH6,
285 PPIB10_CH7,
286
287 PPIB11_CH0,
288 PPIB11_CH1,
289 PPIB11_CH2,
290 PPIB11_CH3,
291 PPIB11_CH4,
292 PPIB11_CH5,
293 PPIB11_CH6,
294 PPIB11_CH7,
295 PPIB11_CH8,
296 PPIB11_CH9,
297 PPIB11_CH10,
298 PPIB11_CH11,
299 PPIB11_CH12,
300 PPIB11_CH13,
301 PPIB11_CH14,
302 PPIB11_CH15,
303
304 PPIB20_CH0,
305 PPIB20_CH1,
306 PPIB20_CH2,
307 PPIB20_CH3,
308 PPIB20_CH4,
309 PPIB20_CH5,
310 PPIB20_CH6,
311 PPIB20_CH7,
312
313 PPIB21_CH0,
314 PPIB21_CH1,
315 PPIB21_CH2,
316 PPIB21_CH3,
317 PPIB21_CH4,
318 PPIB21_CH5,
319 PPIB21_CH6,
320 PPIB21_CH7,
321 PPIB21_CH8,
322 PPIB21_CH9,
323 PPIB21_CH10,
324 PPIB21_CH11,
325 PPIB21_CH12,
326 PPIB21_CH13,
327 PPIB21_CH14,
328 PPIB21_CH15,
329
330 PPIB22_CH0,
331 PPIB22_CH1,
332 PPIB22_CH2,
333 PPIB22_CH3,
334
335 PPIB30_CH0,
336 PPIB30_CH1,
337 PPIB30_CH2,
338 PPIB30_CH3,
339
259 // Timers 340 // Timers
260 TIMER00, 341 TIMER00,
261 TIMER10, 342 TIMER10,
@@ -332,15 +413,6 @@ embassy_hal_internal::peripherals! {
332 // RADIO 413 // RADIO
333 RADIO, 414 RADIO,
334 415
335 // PPI BRIDGE
336 PPIB00,
337 PPIB01,
338 PPIB10,
339 PPIB11,
340 PPIB20,
341 PPIB21,
342 PPIB22,
343 PPIB30,
344 416
345 // GPIOTE instances 417 // GPIOTE instances
346 GPIOTE20, 418 GPIOTE20,
@@ -466,6 +538,9 @@ impl_ppi_channel!(PPI00_CH5, DPPIC00, 5 => configurable);
466impl_ppi_channel!(PPI00_CH6, DPPIC00, 6 => configurable); 538impl_ppi_channel!(PPI00_CH6, DPPIC00, 6 => configurable);
467impl_ppi_channel!(PPI00_CH7, DPPIC00, 7 => configurable); 539impl_ppi_channel!(PPI00_CH7, DPPIC00, 7 => configurable);
468 540
541// DPPI10 channels
542impl_ppi_channel!(PPI10_CH0, DPPIC10, 0 => static);
543
469// DPPI20 channels 544// DPPI20 channels
470impl_ppi_channel!(PPI20_CH0, DPPIC20, 0 => configurable); 545impl_ppi_channel!(PPI20_CH0, DPPIC20, 0 => configurable);
471impl_ppi_channel!(PPI20_CH1, DPPIC20, 1 => configurable); 546impl_ppi_channel!(PPI20_CH1, DPPIC20, 1 => configurable);
@@ -494,6 +569,9 @@ impl_ppi_channel!(PPI30_CH3, DPPIC30, 3 => configurable);
494impl_ppi_group!(PPI00_GROUP0, DPPIC00, 0); 569impl_ppi_group!(PPI00_GROUP0, DPPIC00, 0);
495impl_ppi_group!(PPI00_GROUP1, DPPIC00, 1); 570impl_ppi_group!(PPI00_GROUP1, DPPIC00, 1);
496 571
572// DPPI10 groups
573impl_ppi_group!(PPI10_GROUP0, DPPIC10, 0);
574
497// DPPI20 groups 575// DPPI20 groups
498impl_ppi_group!(PPI20_GROUP0, DPPIC20, 0); 576impl_ppi_group!(PPI20_GROUP0, DPPIC20, 0);
499impl_ppi_group!(PPI20_GROUP1, DPPIC20, 1); 577impl_ppi_group!(PPI20_GROUP1, DPPIC20, 1);
@@ -506,9 +584,6 @@ impl_ppi_group!(PPI20_GROUP5, DPPIC20, 5);
506impl_ppi_group!(PPI30_GROUP0, DPPIC30, 0); 584impl_ppi_group!(PPI30_GROUP0, DPPIC30, 0);
507impl_ppi_group!(PPI30_GROUP1, DPPIC30, 1); 585impl_ppi_group!(PPI30_GROUP1, DPPIC30, 1);
508 586
509impl_ppi_channel!(PPI10_CH0, DPPIC10, 0 => static);
510impl_ppi_group!(PPI10_GROUP0, DPPIC10, 0);
511
512impl_timer!(TIMER00, TIMER00, TIMER00); 587impl_timer!(TIMER00, TIMER00, TIMER00);
513impl_timer!(TIMER10, TIMER10, TIMER10); 588impl_timer!(TIMER10, TIMER10, TIMER10);
514impl_timer!(TIMER20, TIMER20, TIMER20); 589impl_timer!(TIMER20, TIMER20, TIMER20);