aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorEli Orona <[email protected]>2024-02-16 16:42:19 -0800
committerGitHub <[email protected]>2024-02-16 16:42:19 -0800
commit77739faaeb155478d3d50e7b8a3add79b5e94222 (patch)
treed338ce977fe0b171a86d91bd0637cb88ba8babd7
parent370db9fb06862695433c9314585a492d8c1684ae (diff)
Rustfmt
-rw-r--r--embassy-stm32/src/rcc/f013.rs54
1 files changed, 45 insertions, 9 deletions
diff --git a/embassy-stm32/src/rcc/f013.rs b/embassy-stm32/src/rcc/f013.rs
index 3f1b88e5c..1a0e34614 100644
--- a/embassy-stm32/src/rcc/f013.rs
+++ b/embassy-stm32/src/rcc/f013.rs
@@ -85,11 +85,23 @@ pub enum TimClockSource {
85#[derive(Clone, Copy)] 85#[derive(Clone, Copy)]
86pub struct TimClockSources { 86pub struct TimClockSources {
87 pub tim1: TimClockSource, 87 pub tim1: TimClockSource,
88 #[cfg(any(all(stm32f303, any(package_D, package_E)), all(stm32f302, any(package_D, package_E)), stm32f398))] 88 #[cfg(any(
89 all(stm32f303, any(package_D, package_E)),
90 all(stm32f302, any(package_D, package_E))
91 stm32f398
92 ))]
89 pub tim2: TimClockSource, 93 pub tim2: TimClockSource,
90 #[cfg(any(all(stm32f303, any(package_D, package_E)), all(stm32f302, any(package_D, package_E)), stm32f398))] 94 #[cfg(any(
95 all(stm32f303, any(package_D, package_E)),
96 all(stm32f302, any(package_D, package_E)),
97 stm32f398
98 ))]
91 pub tim34: TimClockSource, 99 pub tim34: TimClockSource,
92 #[cfg(any(all(stm32f303, any(package_B, package_C, package_D, package_E)), stm32f358, stm32f398))] 100 #[cfg(any(
101 all(stm32f303, any(package_B, package_C, package_D, package_E)),
102 stm32f358,
103 stm32f398
104 ))]
93 pub tim8: TimClockSource, 105 pub tim8: TimClockSource,
94 #[cfg(any( 106 #[cfg(any(
95 all(stm32f303, any(package_D, package_E)), 107 all(stm32f303, any(package_D, package_E)),
@@ -124,11 +136,23 @@ impl Default for TimClockSources {
124 fn default() -> Self { 136 fn default() -> Self {
125 Self { 137 Self {
126 tim1: TimClockSource::PClk2, 138 tim1: TimClockSource::PClk2,
127 #[cfg(any(all(stm32f303, any(package_D, package_E)), all(stm32f302, any(package_D, package_E)), stm32f398))] 139 #[cfg(any(
140 all(stm32f303, any(package_D, package_E)),
141 all(stm32f302, any(package_D, package_E)),
142 stm32f398
143 ))]
128 tim2: TimClockSource::PClk2, 144 tim2: TimClockSource::PClk2,
129 #[cfg(any(all(stm32f303, any(package_D, package_E)), all(stm32f302, any(package_D, package_E)), stm32f398))] 145 #[cfg(any(
146 all(stm32f303, any(package_D, package_E)),
147 all(stm32f302, any(package_D, package_E)),
148 stm32f398
149 ))]
130 tim34: TimClockSource::PClk2, 150 tim34: TimClockSource::PClk2,
131 #[cfg(any(all(stm32f303, any(package_B, package_C, package_D, package_E)), stm32f358, stm32f398))] 151 #[cfg(any(
152 all(stm32f303, any(package_B, package_C, package_D, package_E)),
153 stm32f358,
154 stm32f398
155 ))]
132 tim8: TimClockSource::PClk2, 156 tim8: TimClockSource::PClk2,
133 #[cfg(any( 157 #[cfg(any(
134 all(stm32f303, any(package_D, package_E)), 158 all(stm32f303, any(package_D, package_E)),
@@ -462,7 +486,11 @@ pub(crate) unsafe fn init(config: Config) {
462 } 486 }
463 }; 487 };
464 488
465 #[cfg(any(all(stm32f303, any(package_D, package_E)), all(stm32f302, any(package_D, package_E)), stm32f398))] 489 #[cfg(any(
490 all(stm32f303, any(package_D, package_E)),
491 all(stm32f302, any(package_D, package_E)),
492 stm32f398
493 ))]
466 match config.tim.tim2 { 494 match config.tim.tim2 {
467 TimClockSource::PClk2 => {} 495 TimClockSource::PClk2 => {}
468 TimClockSource::PllClk => { 496 TimClockSource::PllClk => {
@@ -471,7 +499,11 @@ pub(crate) unsafe fn init(config: Config) {
471 } 499 }
472 }; 500 };
473 501
474 #[cfg(any(all(stm32f303, any(package_D, package_E)), all(stm32f302, any(package_D, package_E)), stm32f398))] 502 #[cfg(any(
503 all(stm32f303, any(package_D, package_E)),
504 all(stm32f302, any(package_D, package_E)),
505 stm32f398
506 ))]
475 match config.tim.tim34 { 507 match config.tim.tim34 {
476 TimClockSource::PClk2 => {} 508 TimClockSource::PClk2 => {}
477 TimClockSource::PllClk => { 509 TimClockSource::PllClk => {
@@ -480,7 +512,11 @@ pub(crate) unsafe fn init(config: Config) {
480 } 512 }
481 }; 513 };
482 514
483 #[cfg(any(all(stm32f303, any(package_B, package_C, package_D, package_E)), stm32f358, stm32f398))] 515 #[cfg(any(
516 all(stm32f303, any(package_B, package_C, package_D, package_E)),
517 stm32f358,
518 stm32f398
519 ))]
484 match config.tim.tim8 { 520 match config.tim.tim8 {
485 TimClockSource::PClk2 => {} 521 TimClockSource::PClk2 => {}
486 TimClockSource::PllClk => { 522 TimClockSource::PllClk => {