aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorelagil <[email protected]>2025-01-03 23:03:42 +0100
committerelagil <[email protected]>2025-01-03 23:03:42 +0100
commita901fe2f025ac4bdc78bbf9774c67f16b8abf72d (patch)
tree57b34b84e9d640054a1ca1819baca5329d4c1b18
parent24fdd25e5102e1e21bb40d58d4423536882d31ba (diff)
fix: unused import
-rw-r--r--embassy-stm32/src/i2s.rs3
1 files changed, 1 insertions, 2 deletions
diff --git a/embassy-stm32/src/i2s.rs b/embassy-stm32/src/i2s.rs
index f5ec97d02..518371af8 100644
--- a/embassy-stm32/src/i2s.rs
+++ b/embassy-stm32/src/i2s.rs
@@ -7,7 +7,6 @@ use stm32_metapac::spi::vals;
7use crate::dma::{ringbuffer, ChannelAndRequest, ReadableRingBuffer, TransferOptions, WritableRingBuffer}; 7use crate::dma::{ringbuffer, ChannelAndRequest, ReadableRingBuffer, TransferOptions, WritableRingBuffer};
8use crate::gpio::{AfType, AnyPin, OutputType, SealedPin, Speed}; 8use crate::gpio::{AfType, AnyPin, OutputType, SealedPin, Speed};
9use crate::mode::Async; 9use crate::mode::Async;
10use crate::rcc::get_freqs;
11use crate::spi::{Config as SpiConfig, RegsExt as _, *}; 10use crate::spi::{Config as SpiConfig, RegsExt as _, *};
12use crate::time::Hertz; 11use crate::time::Hertz;
13use crate::{Peripheral, PeripheralRef}; 12use crate::{Peripheral, PeripheralRef};
@@ -493,7 +492,7 @@ impl<'d, W: Word> I2S<'d, W> {
493 let regs = T::info().regs; 492 let regs = T::info().regs;
494 493
495 #[cfg(all(rcc_f4, not(stm32f410)))] 494 #[cfg(all(rcc_f4, not(stm32f410)))]
496 let pclk = unsafe { get_freqs() }.plli2s1_r.to_hertz().unwrap(); 495 let pclk = unsafe { crate::rcc::get_freqs() }.plli2s1_r.to_hertz().unwrap();
497 #[cfg(not(all(rcc_f4, not(stm32f410))))] 496 #[cfg(not(all(rcc_f4, not(stm32f410))))]
498 let pclk = T::frequency(); 497 let pclk = T::frequency();
499 498