aboutsummaryrefslogtreecommitdiff
path: root/cyw43
diff options
context:
space:
mode:
authorFelipe Balbi <[email protected]>2025-12-18 08:57:15 -0800
committerFelipe Balbi <[email protected]>2025-12-18 08:57:15 -0800
commit6c9345a022dfd4a4dac5005166789792dffbbbe7 (patch)
treee26c47effaef7041ac1595f24fb0554cf3edf934 /cyw43
parentc3b5b1243f9ac80c85dc2fd1f88788a60baafd2f (diff)
[MCXA] reset_reason: process multiple bits
After testing with the pending watchdog driver, I noticed that more than one bit got set (Warm and Wdog0), changing my original assumption of this register being one-hot. Update the `reset_reason()` function and example according to James Munns' MCXA DMA Error implementation.
Diffstat (limited to 'cyw43')
0 files changed, 0 insertions, 0 deletions