aboutsummaryrefslogtreecommitdiff
path: root/embassy-stm32/src/timer
diff options
context:
space:
mode:
authorLiu Hancheng <[email protected]>2025-01-01 17:24:00 +0800
committerLiu Hancheng <[email protected]>2025-01-01 17:24:00 +0800
commite2c866119f941a1fa54e95b91076d1e299757bdb (patch)
treef9916c81ebb12eef33a0952641469e6b8554739b /embassy-stm32/src/timer
parent99ce2853979a22e3f4573ea7f06db957a41f0a35 (diff)
doc: add doc for timer get_bits fn
Diffstat (limited to 'embassy-stm32/src/timer')
-rw-r--r--embassy-stm32/src/timer/low_level.rs1
1 files changed, 1 insertions, 0 deletions
diff --git a/embassy-stm32/src/timer/low_level.rs b/embassy-stm32/src/timer/low_level.rs
index 448069ab3..a9c6dc303 100644
--- a/embassy-stm32/src/timer/low_level.rs
+++ b/embassy-stm32/src/timer/low_level.rs
@@ -235,6 +235,7 @@ impl<'d, T: CoreInstance> Timer<'d, T> {
235 self.regs_core().cnt().write(|r| r.set_cnt(0)); 235 self.regs_core().cnt().write(|r| r.set_cnt(0));
236 } 236 }
237 237
238 /// get the capability of the timer
238 pub fn get_bits(&self) -> TimerBits { 239 pub fn get_bits(&self) -> TimerBits {
239 T::BITS 240 T::BITS
240 } 241 }