aboutsummaryrefslogtreecommitdiff
path: root/examples/mcxa/src
diff options
context:
space:
mode:
authorJames Munns <[email protected]>2025-12-18 19:31:25 +0100
committerJames Munns <[email protected]>2025-12-18 19:31:25 +0100
commit1a3eb7ef28c071e17f93663f7e07d7d6e9f7789e (patch)
tree2952c9d44404f7014f4709d494b21c5fee2eff8e /examples/mcxa/src
parentb0cf9b4626e7fa99d1da82a5eb745e9ed14508de (diff)
Cleanups, docs
Diffstat (limited to 'examples/mcxa/src')
-rw-r--r--examples/mcxa/src/bin/clkout.rs3
1 files changed, 2 insertions, 1 deletions
diff --git a/examples/mcxa/src/bin/clkout.rs b/examples/mcxa/src/bin/clkout.rs
index 94f7d7bbf..c0e8c330d 100644
--- a/examples/mcxa/src/bin/clkout.rs
+++ b/examples/mcxa/src/bin/clkout.rs
@@ -19,7 +19,8 @@ async fn main(_spawner: Spawner) {
19 power: PoweredClock::NormalEnabledDeepSleepDisabled, 19 power: PoweredClock::NormalEnabledDeepSleepDisabled,
20 }); 20 });
21 cfg.clock_cfg.spll = Some(SpllConfig { 21 cfg.clock_cfg.spll = Some(SpllConfig {
22 source: SpllSource::Sirc, // 12MHz 22 source: SpllSource::Sirc,
23 // 12MHz
23 // 12 x 32 => 384MHz 24 // 12 x 32 => 384MHz
24 // 384 / (16 x 2) => 12.0MHz 25 // 384 / (16 x 2) => 12.0MHz
25 mode: SpllMode::Mode1b { 26 mode: SpllMode::Mode1b {