aboutsummaryrefslogtreecommitdiff
path: root/examples/stm32h5/src
diff options
context:
space:
mode:
authorDario Nieuwenhuis <[email protected]>2025-05-18 20:32:48 +0200
committerDario Nieuwenhuis <[email protected]>2025-05-18 20:35:36 +0200
commite4fc48764491f8981e4a145a72e9b6e72df8c546 (patch)
treecac023f3457123f2fbc7686f2f90414987eae264 /examples/stm32h5/src
parente8b1ea14c7fb151aa5e296ca8f9724f175bdeaef (diff)
Add rand-core v0.9 support.
Co-Authored-By: AurĂ©lien Jacobs <[email protected]>
Diffstat (limited to 'examples/stm32h5/src')
-rw-r--r--examples/stm32h5/src/bin/eth.rs1
1 files changed, 0 insertions, 1 deletions
diff --git a/examples/stm32h5/src/bin/eth.rs b/examples/stm32h5/src/bin/eth.rs
index 4034b552c..1d85cc1e7 100644
--- a/examples/stm32h5/src/bin/eth.rs
+++ b/examples/stm32h5/src/bin/eth.rs
@@ -15,7 +15,6 @@ use embassy_stm32::time::Hertz;
15use embassy_stm32::{bind_interrupts, eth, peripherals, rng, Config}; 15use embassy_stm32::{bind_interrupts, eth, peripherals, rng, Config};
16use embassy_time::Timer; 16use embassy_time::Timer;
17use embedded_io_async::Write; 17use embedded_io_async::Write;
18use rand_core::RngCore;
19use static_cell::StaticCell; 18use static_cell::StaticCell;
20use {defmt_rtt as _, panic_probe as _}; 19use {defmt_rtt as _, panic_probe as _};
21 20