aboutsummaryrefslogtreecommitdiff
path: root/examples/stm32l4/src/bin/usb_serial.rs
diff options
context:
space:
mode:
authorDario Nieuwenhuis <[email protected]>2023-10-15 03:08:14 +0200
committerDario Nieuwenhuis <[email protected]>2023-10-15 03:08:49 +0200
commit8a10948ce97fa3b3c29cf55c91585789dd0f360c (patch)
tree4ad52bcc18d35459e4431b4f65c66c243a152efb /examples/stm32l4/src/bin/usb_serial.rs
parent7045c5317091c8e81b0dbe64c9788bb2667472b1 (diff)
stm32/rcc: port L4 to the "flattened" API like h5/h7.
Diffstat (limited to 'examples/stm32l4/src/bin/usb_serial.rs')
-rw-r--r--examples/stm32l4/src/bin/usb_serial.rs11
1 files changed, 10 insertions, 1 deletions
diff --git a/examples/stm32l4/src/bin/usb_serial.rs b/examples/stm32l4/src/bin/usb_serial.rs
index dc0d98ad4..8f6eeef32 100644
--- a/examples/stm32l4/src/bin/usb_serial.rs
+++ b/examples/stm32l4/src/bin/usb_serial.rs
@@ -23,8 +23,17 @@ async fn main(_spawner: Spawner) {
23 info!("Hello World!"); 23 info!("Hello World!");
24 24
25 let mut config = Config::default(); 25 let mut config = Config::default();
26 config.rcc.mux = ClockSrc::PLL(PLLSource::HSI16, PllRDiv::DIV2, PllPreDiv::DIV1, PllMul::MUL10, None);
27 config.rcc.hsi48 = true; 26 config.rcc.hsi48 = true;
27 config.rcc.mux = ClockSrc::PLL;
28 config.rcc.hsi16 = true;
29 config.rcc.pll_src = PLLSource::HSI16;
30 config.rcc.pll = Some(Pll {
31 prediv: PllPreDiv::DIV1,
32 mul: PllMul::MUL10,
33 divp: None,
34 divq: None,
35 divr: Some(PllRDiv::DIV2), // sysclk 80Mhz (16 / 1 * 10 / 2)
36 });
28 37
29 let p = embassy_stm32::init(config); 38 let p = embassy_stm32::init(config);
30 39