aboutsummaryrefslogtreecommitdiff
path: root/examples/stm32u5/src
diff options
context:
space:
mode:
authorDario Nieuwenhuis <[email protected]>2023-11-05 23:35:01 +0100
committerDario Nieuwenhuis <[email protected]>2023-11-05 23:52:54 +0100
commit0272deb158c4cc821e8f587283817a0fe5f82cf8 (patch)
tree9774d81020c3da632e676017d471b1d2d06aae2e /examples/stm32u5/src
parentc4a8b79dbc927e46fcc71879673ad3410aa3174b (diff)
stm32/rcc: add shared code for hsi48 with crs support.
Diffstat (limited to 'examples/stm32u5/src')
-rw-r--r--examples/stm32u5/src/bin/usb_serial.rs3
1 files changed, 1 insertions, 2 deletions
diff --git a/examples/stm32u5/src/bin/usb_serial.rs b/examples/stm32u5/src/bin/usb_serial.rs
index f59f623b3..eaa1c2912 100644
--- a/examples/stm32u5/src/bin/usb_serial.rs
+++ b/examples/stm32u5/src/bin/usb_serial.rs
@@ -29,8 +29,7 @@ async fn main(_spawner: Spawner) {
29 n: Plln::MUL10, 29 n: Plln::MUL10,
30 r: Plldiv::DIV1, 30 r: Plldiv::DIV1,
31 }); 31 });
32 //config.rcc.mux = ClockSrc::MSI(MSIRange::Range48mhz); 32 config.rcc.hsi48 = Some(Hsi48Config { sync_from_usb: true }); // needed for USB
33 config.rcc.hsi48 = true;
34 33
35 let p = embassy_stm32::init(config); 34 let p = embassy_stm32::init(config);
36 35