aboutsummaryrefslogtreecommitdiff
path: root/examples
diff options
context:
space:
mode:
authorDario Nieuwenhuis <[email protected]>2023-10-06 23:38:15 +0000
committerGitHub <[email protected]>2023-10-06 23:38:15 +0000
commit3bf8e4de5ffba9428752835b45a546a8e420a288 (patch)
tree7bf3f671a231a9de0512f16d8470eafe4924ff4e /examples
parent7a2b8481f7f574947e346b51ed3fe938f3a0fb58 (diff)
parent38e7709a24982231a6a68dca4dddb75eb934c6bf (diff)
Merge pull request #2015 from willglynn/stm32u5_faster_clocks
stm32: u5: implement >55 MHz clock speeds
Diffstat (limited to 'examples')
-rw-r--r--examples/stm32u5/src/bin/usb_serial.rs7
1 files changed, 6 insertions, 1 deletions
diff --git a/examples/stm32u5/src/bin/usb_serial.rs b/examples/stm32u5/src/bin/usb_serial.rs
index 9e47fb18a..278bd30f0 100644
--- a/examples/stm32u5/src/bin/usb_serial.rs
+++ b/examples/stm32u5/src/bin/usb_serial.rs
@@ -23,7 +23,12 @@ async fn main(_spawner: Spawner) {
23 info!("Hello World!"); 23 info!("Hello World!");
24 24
25 let mut config = Config::default(); 25 let mut config = Config::default();
26 config.rcc.mux = ClockSrc::PLL1R(PllSrc::HSI16, PllM::Div2, PllN::Mul10, PllClkDiv::NotDivided); 26 config.rcc.mux = ClockSrc::PLL1R(PllConfig {
27 source: PllSrc::HSI16,
28 m: PllM::Div2,
29 n: PllN::Mul10,
30 r: PllClkDiv::NotDivided,
31 });
27 //config.rcc.mux = ClockSrc::MSI(MSIRange::Range48mhz); 32 //config.rcc.mux = ClockSrc::MSI(MSIRange::Range48mhz);
28 config.rcc.hsi48 = true; 33 config.rcc.hsi48 = true;
29 34