aboutsummaryrefslogtreecommitdiff
path: root/tests/stm32/src/bin/sdmmc.rs
diff options
context:
space:
mode:
authorDario Nieuwenhuis <[email protected]>2023-11-27 00:36:04 +0100
committerDario Nieuwenhuis <[email protected]>2023-11-27 00:38:57 +0100
commitcf13f70ea929ee550e418fe3c954b0415207ca88 (patch)
tree9108acd48114f197b39e126c29c507436f618a5d /tests/stm32/src/bin/sdmmc.rs
parent6bdacb4f69d523ef814e7e3b9c4a878106ca0e62 (diff)
stm32/test: add stm32f446 (board not in HIL rig yet)
Diffstat (limited to 'tests/stm32/src/bin/sdmmc.rs')
-rw-r--r--tests/stm32/src/bin/sdmmc.rs11
1 files changed, 4 insertions, 7 deletions
diff --git a/tests/stm32/src/bin/sdmmc.rs b/tests/stm32/src/bin/sdmmc.rs
index 515025386..341d34bad 100644
--- a/tests/stm32/src/bin/sdmmc.rs
+++ b/tests/stm32/src/bin/sdmmc.rs
@@ -5,11 +5,12 @@
5#[path = "../common.rs"] 5#[path = "../common.rs"]
6mod common; 6mod common;
7 7
8use defmt::{assert_eq, *}; 8use common::*;
9use defmt::assert_eq;
9use embassy_executor::Spawner; 10use embassy_executor::Spawner;
10use embassy_stm32::sdmmc::{DataBlock, Sdmmc}; 11use embassy_stm32::sdmmc::{DataBlock, Sdmmc};
11use embassy_stm32::time::mhz; 12use embassy_stm32::time::mhz;
12use embassy_stm32::{bind_interrupts, peripherals, sdmmc, Config}; 13use embassy_stm32::{bind_interrupts, peripherals, sdmmc};
13use {defmt_rtt as _, panic_probe as _}; 14use {defmt_rtt as _, panic_probe as _};
14 15
15bind_interrupts!(struct Irqs { 16bind_interrupts!(struct Irqs {
@@ -20,12 +21,8 @@ bind_interrupts!(struct Irqs {
20async fn main(_spawner: Spawner) { 21async fn main(_spawner: Spawner) {
21 info!("Hello World!"); 22 info!("Hello World!");
22 23
23 let mut config = Config::default(); 24 let p = embassy_stm32::init(config());
24 config.rcc.sys_ck = Some(mhz(48));
25 config.rcc.pll48 = true;
26 let p = embassy_stm32::init(config);
27 25
28 #[cfg(feature = "stm32f429zi")]
29 let (mut sdmmc, mut dma, mut clk, mut cmd, mut d0, mut d1, mut d2, mut d3) = 26 let (mut sdmmc, mut dma, mut clk, mut cmd, mut d0, mut d1, mut d2, mut d3) =
30 (p.SDIO, p.DMA2_CH3, p.PC12, p.PD2, p.PC8, p.PC9, p.PC10, p.PC11); 27 (p.SDIO, p.DMA2_CH3, p.PC12, p.PD2, p.PC8, p.PC9, p.PC10, p.PC11);
31 28