aboutsummaryrefslogtreecommitdiff
path: root/tests
diff options
context:
space:
mode:
authorDario Nieuwenhuis <[email protected]>2023-10-16 03:09:33 +0200
committerDario Nieuwenhuis <[email protected]>2023-10-16 03:23:43 +0200
commit5c5e6818195b364199e583eb559b0042d392b3e7 (patch)
tree3f397b190810b92564bc6e416f9f591b85c03748 /tests
parentf54753beaade16a5c56c27c70b51adaac175e0ae (diff)
stm32/rcc: add better support for L4/L4+ differences.
Diffstat (limited to 'tests')
-rw-r--r--tests/stm32/src/common.rs2
1 files changed, 1 insertions, 1 deletions
diff --git a/tests/stm32/src/common.rs b/tests/stm32/src/common.rs
index e1d7855fc..c5a24044a 100644
--- a/tests/stm32/src/common.rs
+++ b/tests/stm32/src/common.rs
@@ -289,8 +289,8 @@ pub fn config() -> Config {
289 use embassy_stm32::rcc::*; 289 use embassy_stm32::rcc::*;
290 config.rcc.mux = ClockSrc::PLL; 290 config.rcc.mux = ClockSrc::PLL;
291 config.rcc.hsi16 = true; 291 config.rcc.hsi16 = true;
292 config.rcc.pll_src = PLLSource::HSI16;
293 config.rcc.pll = Some(Pll { 292 config.rcc.pll = Some(Pll {
293 source: PLLSource::HSI16,
294 prediv: PllPreDiv::DIV1, 294 prediv: PllPreDiv::DIV1,
295 mul: PllMul::MUL18, 295 mul: PllMul::MUL18,
296 divp: None, 296 divp: None,