aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--embassy-stm32/src/fmc.rs40
1 files changed, 40 insertions, 0 deletions
diff --git a/embassy-stm32/src/fmc.rs b/embassy-stm32/src/fmc.rs
index 7aea466e8..83b49a3dd 100644
--- a/embassy-stm32/src/fmc.rs
+++ b/embassy-stm32/src/fmc.rs
@@ -160,6 +160,26 @@ impl<'d, T: Instance> Fmc<'d, T> {
160 ] 160 ]
161 )); 161 ));
162 162
163 fmc_sdram_constructor!(sdram_a13bits_d32bits_4banks_bank1: (
164 bank: stm32_fmc::SdramTargetBank::Bank1,
165 addr: [
166 (a0: A0Pin), (a1: A1Pin), (a2: A2Pin), (a3: A3Pin), (a4: A4Pin), (a5: A5Pin), (a6: A6Pin), (a7: A7Pin), (a8: A8Pin), (a9: A9Pin), (a10: A10Pin), (a11: A11Pin), (a12: A12Pin)
167 ],
168 ba: [(ba0: BA0Pin), (ba1: BA1Pin)],
169 d: [
170 (d0: D0Pin), (d1: D1Pin), (d2: D2Pin), (d3: D3Pin), (d4: D4Pin), (d5: D5Pin), (d6: D6Pin), (d7: D7Pin),
171 (d8: D8Pin), (d9: D9Pin), (d10: D10Pin), (d11: D11Pin), (d12: D12Pin), (d13: D13Pin), (d14: D14Pin), (d15: D15Pin),
172 (d16: D16Pin), (d17: D17Pin), (d18: D18Pin), (d19: D19Pin), (d20: D20Pin), (d21: D21Pin), (d22: D22Pin), (d23: D23Pin),
173 (d24: D24Pin), (d25: D25Pin), (d26: D26Pin), (d27: D27Pin), (d28: D28Pin), (d29: D29Pin), (d30: D30Pin), (d31: D31Pin)
174 ],
175 nbl: [
176 (nbl0: NBL0Pin), (nbl1: NBL1Pin), (nbl2: NBL2Pin), (nbl3: NBL3Pin)
177 ],
178 ctrl: [
179 (sdcke: SDCKE0Pin), (sdclk: SDCLKPin), (sdncas: SDNCASPin), (sdne: SDNE0Pin), (sdnras: SDNRASPin), (sdnwe: SDNWEPin)
180 ]
181 ));
182
163 fmc_sdram_constructor!(sdram_a12bits_d16bits_4banks_bank2: ( 183 fmc_sdram_constructor!(sdram_a12bits_d16bits_4banks_bank2: (
164 bank: stm32_fmc::SdramTargetBank::Bank2, 184 bank: stm32_fmc::SdramTargetBank::Bank2,
165 addr: [ 185 addr: [
@@ -197,6 +217,26 @@ impl<'d, T: Instance> Fmc<'d, T> {
197 (sdcke: SDCKE1Pin), (sdclk: SDCLKPin), (sdncas: SDNCASPin), (sdne: SDNE1Pin), (sdnras: SDNRASPin), (sdnwe: SDNWEPin) 217 (sdcke: SDCKE1Pin), (sdclk: SDCLKPin), (sdncas: SDNCASPin), (sdne: SDNE1Pin), (sdnras: SDNRASPin), (sdnwe: SDNWEPin)
198 ] 218 ]
199 )); 219 ));
220
221 fmc_sdram_constructor!(sdram_a13bits_d32bits_4banks_bank2: (
222 bank: stm32_fmc::SdramTargetBank::Bank2,
223 addr: [
224 (a0: A0Pin), (a1: A1Pin), (a2: A2Pin), (a3: A3Pin), (a4: A4Pin), (a5: A5Pin), (a6: A6Pin), (a7: A7Pin), (a8: A8Pin), (a9: A9Pin), (a10: A10Pin), (a11: A11Pin), (a12: A12Pin)
225 ],
226 ba: [(ba0: BA0Pin), (ba1: BA1Pin)],
227 d: [
228 (d0: D0Pin), (d1: D1Pin), (d2: D2Pin), (d3: D3Pin), (d4: D4Pin), (d5: D5Pin), (d6: D6Pin), (d7: D7Pin),
229 (d8: D8Pin), (d9: D9Pin), (d10: D10Pin), (d11: D11Pin), (d12: D12Pin), (d13: D13Pin), (d14: D14Pin), (d15: D15Pin),
230 (d16: D16Pin), (d17: D17Pin), (d18: D18Pin), (d19: D19Pin), (d20: D20Pin), (d21: D21Pin), (d22: D22Pin), (d23: D23Pin),
231 (d24: D24Pin), (d25: D25Pin), (d26: D26Pin), (d27: D27Pin), (d28: D28Pin), (d29: D29Pin), (d30: D30Pin), (d31: D31Pin)
232 ],
233 nbl: [
234 (nbl0: NBL0Pin), (nbl1: NBL1Pin), (nbl2: NBL2Pin), (nbl3: NBL3Pin)
235 ],
236 ctrl: [
237 (sdcke: SDCKE1Pin), (sdclk: SDCLKPin), (sdncas: SDNCASPin), (sdne: SDNE1Pin), (sdnras: SDNRASPin), (sdnwe: SDNWEPin)
238 ]
239 ));
200} 240}
201 241
202trait SealedInstance: crate::rcc::RccPeripheral { 242trait SealedInstance: crate::rcc::RccPeripheral {