aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--embassy-stm32/src/adc/v3.rs4
1 files changed, 2 insertions, 2 deletions
diff --git a/embassy-stm32/src/adc/v3.rs b/embassy-stm32/src/adc/v3.rs
index c032113d5..7b5df80b8 100644
--- a/embassy-stm32/src/adc/v3.rs
+++ b/embassy-stm32/src/adc/v3.rs
@@ -248,9 +248,9 @@ impl<'d, T: Instance> Adc<'d, T> {
248 Averaging::Samples256 => (true, 7, 8), 248 Averaging::Samples256 => (true, 7, 8),
249 }; 249 };
250 T::regs().cfgr2().modify(|reg| { 250 T::regs().cfgr2().modify(|reg| {
251 #[cfg(not(adc_g0))] 251 #[cfg(not(any(adc_g0, adc_u0)))]
252 reg.set_rovse(enable); 252 reg.set_rovse(enable);
253 #[cfg(adc_g0)] 253 #[cfg(any(adc_g0, adc_u0))]
254 reg.set_ovse(enable); 254 reg.set_ovse(enable);
255 #[cfg(any(adc_h5, adc_h7rs))] 255 #[cfg(any(adc_h5, adc_h7rs))]
256 reg.set_ovsr(samples.into()); 256 reg.set_ovsr(samples.into());