aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
-rw-r--r--embassy-nrf/src/buffered_uarte.rs4
1 files changed, 2 insertions, 2 deletions
diff --git a/embassy-nrf/src/buffered_uarte.rs b/embassy-nrf/src/buffered_uarte.rs
index fac3703a6..640ec6ad9 100644
--- a/embassy-nrf/src/buffered_uarte.rs
+++ b/embassy-nrf/src/buffered_uarte.rs
@@ -159,7 +159,7 @@ impl<'a, U: Instance, T: TimerInstance, P1: ConfigurablePpi, P2: ConfigurablePpi
159 // This gives us the amount of 16M ticks for 20 bits. 159 // This gives us the amount of 16M ticks for 20 bits.
160 let timeout = 0x8000_0000 / (baudrate as u32 / 40); 160 let timeout = 0x8000_0000 / (baudrate as u32 / 40);
161 161
162 timer.tasks_stop.write(|w| w.tasks_stop().set_bit()); 162 timer.tasks_stop.write(|w| unsafe { w.bits(1) });
163 timer.bitmode.write(|w| w.bitmode()._32bit()); 163 timer.bitmode.write(|w| w.bitmode()._32bit());
164 timer.prescaler.write(|w| unsafe { w.prescaler().bits(0) }); 164 timer.prescaler.write(|w| unsafe { w.prescaler().bits(0) });
165 timer.cc[0].write(|w| unsafe { w.bits(timeout) }); 165 timer.cc[0].write(|w| unsafe { w.bits(timeout) });
@@ -322,7 +322,7 @@ impl<'a, U: Instance, T: TimerInstance, P1: ConfigurablePpi, P2: ConfigurablePpi
322 RxState::Receiving => { 322 RxState::Receiving => {
323 trace!(" irq_rx: in state receiving"); 323 trace!(" irq_rx: in state receiving");
324 if self.uarte.events_endrx.read().bits() != 0 { 324 if self.uarte.events_endrx.read().bits() != 0 {
325 self.timer.tasks_stop.write(|w| w.tasks_stop().set_bit()); 325 self.timer.tasks_stop.write(|w| unsafe { w.bits(1) });
326 326
327 let n: usize = self.uarte.rxd.amount.read().amount().bits() as usize; 327 let n: usize = self.uarte.rxd.amount.read().amount().bits() as usize;
328 trace!(" irq_rx: endrx {:?}", n); 328 trace!(" irq_rx: endrx {:?}", n);