aboutsummaryrefslogtreecommitdiff
path: root/embassy-stm32/src/time_driver.rs
diff options
context:
space:
mode:
Diffstat (limited to 'embassy-stm32/src/time_driver.rs')
-rw-r--r--embassy-stm32/src/time_driver.rs4
1 files changed, 2 insertions, 2 deletions
diff --git a/embassy-stm32/src/time_driver.rs b/embassy-stm32/src/time_driver.rs
index fbe148359..7db74bdf6 100644
--- a/embassy-stm32/src/time_driver.rs
+++ b/embassy-stm32/src/time_driver.rs
@@ -246,9 +246,9 @@ impl RtcDriver {
246 r.arr().write(|w| w.set_arr(u16::MAX)); 246 r.arr().write(|w| w.set_arr(u16::MAX));
247 247
248 // Set URS, generate update and clear URS 248 // Set URS, generate update and clear URS
249 r.cr1().modify(|w| w.set_urs(vals::Urs::COUNTERONLY)); 249 r.cr1().modify(|w| w.set_urs(vals::Urs::COUNTER_ONLY));
250 r.egr().write(|w| w.set_ug(true)); 250 r.egr().write(|w| w.set_ug(true));
251 r.cr1().modify(|w| w.set_urs(vals::Urs::ANYEVENT)); 251 r.cr1().modify(|w| w.set_urs(vals::Urs::ANY_EVENT));
252 252
253 // Mid-way point 253 // Mid-way point
254 r.ccr(0).write(|w| w.set_ccr(0x8000)); 254 r.ccr(0).write(|w| w.set_ccr(0x8000));