aboutsummaryrefslogtreecommitdiff
path: root/embassy-stm32/src/timer/low_level.rs
diff options
context:
space:
mode:
Diffstat (limited to 'embassy-stm32/src/timer/low_level.rs')
-rw-r--r--embassy-stm32/src/timer/low_level.rs4
1 files changed, 4 insertions, 0 deletions
diff --git a/embassy-stm32/src/timer/low_level.rs b/embassy-stm32/src/timer/low_level.rs
index 7360d6aef..448069ab3 100644
--- a/embassy-stm32/src/timer/low_level.rs
+++ b/embassy-stm32/src/timer/low_level.rs
@@ -235,6 +235,10 @@ impl<'d, T: CoreInstance> Timer<'d, T> {
235 self.regs_core().cnt().write(|r| r.set_cnt(0)); 235 self.regs_core().cnt().write(|r| r.set_cnt(0));
236 } 236 }
237 237
238 pub fn get_bits(&self) -> TimerBits {
239 T::BITS
240 }
241
238 /// Set the frequency of how many times per second the timer counts up to the max value or down to 0. 242 /// Set the frequency of how many times per second the timer counts up to the max value or down to 0.
239 /// 243 ///
240 /// This means that in the default edge-aligned mode, 244 /// This means that in the default edge-aligned mode,