aboutsummaryrefslogtreecommitdiff
path: root/embassy-stm32/src/can
Commit message (Expand)AuthorAgeFilesLines
...
* stm32: can: fd: rm some irrelevant commented code and dead codeTorin Cooper-Bennun2024-02-272-44/+0
* stm32: can: fd: refactor out some duplicate codeTorin Cooper-Bennun2024-02-273-150/+68
* stm32: can: fd: only TX with BRS if also TXing with FDFTorin Cooper-Bennun2024-02-271-1/+1
* stm32: can: fd: fix SID read/write from buf elemsTorin Cooper-Bennun2024-02-271-2/+4
* FDCAN: Remove history from comments.Corey Schuhen2024-02-252-2/+2
* FDCAN: Don't require internal module for public API.Corey Schuhen2024-02-251-5/+6
* FDCAN: Fix some indenting in macrosCorey Schuhen2024-02-251-15/+15
* FDCAN: Allow access to buffered senders and receivers.Corey Schuhen2024-02-251-0/+32
* FDCAN: Expose some pub types in APICorey Schuhen2024-02-251-4/+8
* FDCAN: Remove extra traits from.Corey Schuhen2024-02-251-29/+20
* Remove the OperatingMode typestatesCorey Schuhen2024-02-182-153/+125
* Add a buffered mode.Corey Schuhen2024-02-171-0/+233
* Clean up and prep for buffered IRQ mode.Corey Schuhen2024-02-171-159/+188
* Move error conversion to peripheral.rsCorey Schuhen2024-02-173-45/+43
* Don't use word Standard for frame format because it can be confused with ID f...Corey Schuhen2024-02-174-17/+17
* Port FDCAN HAL to use PAC directly instead of fdcan crate.Corey Schuhen2024-02-1716-296/+3971
* Initial FDCAN driver implementation.Corey Schuhen2024-01-311-11/+703
* Add FDCAN clock registers to G4 RCC.Tomasz bla Fortuna2024-01-313-111/+160
* update metapac after stm32-data PR323eZio Pan2023-12-251-11/+10
* stm32: more docs.Dario Nieuwenhuis2023-12-191-0/+1
* stm32/can: docs.Dario Nieuwenhuis2023-12-181-4/+41
* stm32/can: cleanup interrupt traits.Dario Nieuwenhuis2023-12-181-42/+10
* stm32: add some docs.Dario Nieuwenhuis2023-12-181-13/+2
* Update stm32-metapac.Dario Nieuwenhuis2023-12-081-1/+1
* FormatMick van Gelderen2023-11-211-7/+1
* Rename _flush* methodsMick van Gelderen2023-11-211-11/+9
* Refactor bxcan split.Tommas Bakker2023-11-211-27/+43
* enable clock firstpbert2023-10-121-1/+1
* STM32: combine RccPeripherals reset() and enable() to reset_and_enable()pbert2023-10-121-2/+1
* Deprecate *recv* in favor of *receive*Ruben De Smet2023-08-221-2/+2
* Channel poll methods return Poll instead of boolRuben De Smet2023-08-111-8/+1
* embassy-stm32: Misc clippy fixesGrant Miller2023-08-061-2/+2
* stm32/can: Add more derives for CAN Envelopechemicstry2023-07-311-1/+1
* Merge remote-tracking branch 'origin/main' into bxcan_timestampchemicstry2023-07-312-40/+118
|\
| * Merge pull request #1701 from chemicstry/bxcan_methods2Dario Nieuwenhuis2023-07-281-38/+116
| |\
| | * stm32/can: implement more convenience methodschemicstry2023-07-281-38/+116
| * | Rename embassy-hal-common to embassy-hal-internal, document it's for internal...Dario Nieuwenhuis2023-07-282-2/+2
| |/
* / stm32/can: implement proper RX timestampschemicstry2023-07-251-9/+30
|/
* stm32/can: bxcan async enablechemicstry2023-07-241-0/+12
* stm32: add minimal fdcan implxoviat2023-07-222-0/+67
* Merge pull request #1578 from schphil/can-splitxoviat2023-07-051-5/+84
|\
| * allow deed code can rx & clippyPhilipp Scheff2023-07-031-0/+1
| * fmtPhilipp Scheff2023-07-031-14/+17
| * add as_mutPhilipp Scheff2023-06-221-0/+6
| * split canPhilipp Scheff2023-06-221-16/+85
* | Update stm32-metapac, includes chiptool changes to use real Rust enums now.Dario Nieuwenhuis2023-06-291-4/+4
|/
* Merge pull request #3 from schphil/canxoviat2023-06-201-1/+4
|\
| * fix extended can idPhilipp Scheff2023-06-161-1/+4
* | stm32/can: fix timexoviat2023-06-201-3/+6
* | stm32/can: update interruptsxoviat2023-06-191-30/+29
generated by cgit (git 2.34.1) at 2026-04-05 23:46:20 +0000