aboutsummaryrefslogtreecommitdiff
path: root/embassy-stm32/src/sai/mod.rs
Commit message (Expand)AuthorAgeFilesLines
* allow again to set nodiv independently of master clock dividerRoman Lim2025-12-091-4/+6
* use try_into and unwrapeverdrone2025-11-151-6/+1
* add error message and convert to u8everdrone2025-10-231-1/+6
* allow setting stm32 SAI frame_length to 256everdrone2025-10-221-1/+1
* Rustfmt for edition 2024.Dario Nieuwenhuis2025-10-061-3/+3
* stm32/afio: make af_num() unavailable in afio chips.Dario Nieuwenhuis2025-09-061-5/+5
* stm32: peri_v1_bar now enables cfgs peri_v1 and peri_v1_bar.Dario Nieuwenhuis2025-09-051-5/+5
* stm32/sai: update for new metapac, simplify cfgs.Dario Nieuwenhuis2025-09-051-267/+51
* fix: buildelagil2025-09-051-2/+2
* feat: add new_with_table() initializer for ring-buffers and removal of Regist...etiennecollin2025-09-051-5/+4
* feat: custom dma configuration using RegisterUpdaters structetiennecollin2025-09-051-2/+3
* feat: GPDAM linked-list + ringbuffer supportelagil2025-09-051-9/+0
* Merge branch 'main' into feat-independent-nodivTomaz Maia Suller2025-08-261-4/+4
|\
| * stm32/sai: fix WB MCKDIVtomaz-suller2025-08-261-4/+4
* | stm32/sai: make NODIV independent of MCKDIVtomaz-suller2025-08-261-1/+3
|/
* fix: stm32 wb saiUlf Lilleengen2025-08-251-28/+22
* Remove Peripheral trait, rename PeripheralRef->Peri.Dario Nieuwenhuis2025-03-271-38/+33
* stm32: do not use private constructorHendrik v. Raven2025-02-281-1/+1
* Allow chips from L5 (sai_v3_2pdm) and H7 (sai_v3_4pdm) families to use extern...noracarmig2025-01-261-6/+6
* chore: fix buildelagil2025-01-031-22/+22
* refactor: naming of wait functionselagil2024-11-171-2/+2
* feat: SAI/ringbuffer add function to wait for any write errorelagil2024-11-171-0/+16
* fix(SAI): disallow start without initial writeelagil2024-11-161-13/+14
* fix: flush SAI FIFO on initelagil2024-11-151-2/+4
* fix: flush SAI FIFO on disableelagil2024-11-151-0/+1
* stm32: fix ringbugger overrun errors due to bad dma wrap-around behaviorAlexandros Liarokapis2024-10-151-2/+8
* fix: pull-down clock/data lines for receiveelagil2024-09-101-2/+2
* feat: add function to check if SAI is mutedelagil2024-08-241-0/+15
* stm32/gpio: refactor AfTypeJan Špaček2024-06-161-14/+6
* Add Clone and Copy to Error typesdvdsk2024-06-061-1/+1
* stm32/rcc: replace generated enable/disable code with runtime infoJan Špaček2024-05-251-3/+3
* stm32: use private_bounds for sealed traits.Dario Nieuwenhuis2024-03-231-22/+19
* STM32: SAI: Fix MCKDIV for SAI v3/v4Adam Greig2024-03-191-1/+143
* stm32: update metapac.Dario Nieuwenhuis2024-02-261-25/+33
* stm32/dma: add AnyChannel, add support for BDMA on H7.Dario Nieuwenhuis2024-02-241-29/+20
* stm32: update metapac.Dario Nieuwenhuis2024-01-101-8/+1
* stm32/sai: fix typo.Dario Nieuwenhuis2023-12-191-3/+3
* stm32/sai: docs, remove unused enums.Dario Nieuwenhuis2023-12-191-78/+104
* stm32/sai: remove unused Word trait.Dario Nieuwenhuis2023-12-191-2/+0
* stm32/sai: deduplicate code for subblocks A/B.Dario Nieuwenhuis2023-12-191-223/+108
* stm32/sai: remove unimplemented SetConfig.Dario Nieuwenhuis2023-12-191-19/+0
* stm32: add some docs.Dario Nieuwenhuis2023-12-181-2/+2
* stm32/sai: fix build on chips with only SAI4 (like stm32h725re), improve sync...Dario Nieuwenhuis2023-11-191-32/+38
* enable clock firstpbert2023-10-121-2/+2
* STM32: combine RccPeripherals reset() and enable() to reset_and_enable()pbert2023-10-121-27/+27
* Add some uncontroversial derives to Error typesJames Munns2023-10-061-1/+1
* stm32: update set_configxoviat2023-10-011-2/+6
* Issue #1986 fix ci build errorsTyler Gilbert2023-09-301-3/+3
* issue #1986 separate blocks to prevent unsafe user codeTyler Gilbert2023-09-301-126/+162
* Issue #1986 add PartialEq to SyncEnable to fix build error on sai_v4Tyler Gilbert2023-09-301-1/+1
generated by cgit (git 2.34.1) at 2026-04-05 21:17:07 +0000