aboutsummaryrefslogtreecommitdiff
path: root/embassy-stm32/src/usb
Commit message (Collapse)AuthorAgeFilesLines
* Rustfmt for edition 2024.Dario Nieuwenhuis2025-10-062-7/+7
|
* stm32/afio: make af_num() unavailable in afio chips.Dario Nieuwenhuis2025-09-062-8/+8
|
* fix: stm32/usb: Fixed STM32H5 build requiring time featureGabriel Smith2025-08-291-1/+10
| | | | A busy loop has been added for when the "time" feature is not enabled.
* Working USB_OTG_HS example for STM32WBAGerzain Mata2025-07-272-10/+1
|
* Working USB_OTG_HS exampleGerzain Mata2025-07-271-1/+1
|
* Moved from HSE to HSI to generate USB_OTG_HS_CLKGerzain Mata2025-07-252-7/+11
|
* Partially working USB exampleGerzain Mata2025-07-241-7/+19
|
* Working USB. Still no enumerationGerzain Mata2025-07-231-1/+1
|
* WIP changesGerzain Mata2025-07-211-1/+1
|
* Cargo fmt recent changesGerzain Mata2025-07-161-1/+1
|
* Fixed register names from recent stm32-data changesGerzain Mata2025-07-161-1/+1
|
* Merge branch 'main' into feat/adc4-stm32wbaGerzain Mata2025-07-162-27/+51
|\
| * stm32: fix stm32g0b0 build.Dario Nieuwenhuis2025-07-161-1/+1
| | | | | | | | It has USB but not HSI48 which would break things. Only g0x1 has HSI48.
| * consolidate endpoint validation logic in stm32korbin2025-07-131-46/+32
| |
| * make usb endpoint allocator methods accept an optional EndpointAddresskorbin2025-07-132-13/+51
| |
* | WIP for USB_OTG support on STM32WBA devicesGerzain Mata2025-07-142-5/+44
|/
* STM32 USB: Read data before register updateDion Dokter2025-06-031-1/+3
|
* stm32/otg: calculate TRDT using AHB freq instead of kernel freq.Dario Nieuwenhuis2025-04-301-1/+1
|
* Added USB core_id 0x1000 for STM32Josep Angel Oltra2025-04-171-1/+1
|
* Remove Peripheral trait, rename PeripheralRef->Peri.Dario Nieuwenhuis2025-03-272-53/+46
|
* fix(usb): blocking waitelagil2025-03-241-1/+1
|
* fix: buildelagil2025-03-221-2/+1
|
* fix: apply STM32H5 USB errata (OUT transfer delay)elagil2025-03-221-0/+11
|
* Merge pull request #3964 from elagil/sof_out_usbDario Nieuwenhuis2025-03-161-0/+19
|\ | | | | | | Add optional USB driver SOF output
| * fix: disable `new_with_sof` for STM32L1elagil2025-03-161-3/+1
| |
| * feat: add optional USB SOF outputelagil2025-03-121-0/+21
| |
* | fix: only ISO EP is always double bufferedelagil2025-03-161-2/+3
| |
* | refactor: fix build warningselagil2025-03-151-8/+16
| |
* | refactor: USB read function restructureelagil2025-03-151-19/+14
| |
* | fix: iso out orderelagil2025-03-151-38/+37
| |
* | fix: USB ISO IN EP statelagil2025-03-151-20/+25
|/
* Fix unsupported trace! call for EndpointAddressVolkalex282025-01-091-1/+1
|
* STM32: set USB initialization delay to 1µsFabian Wolter2024-12-301-4/+2
|
* Update STM32U5 OTG HS clock handlingMarvin Drees2024-12-102-14/+2
| | | | Signed-off-by: Marvin Drees <[email protected]>
* Add support for stm32u595/5a5 OTG_HS in client modeDave Marples2024-12-102-7/+45
|
* Use inline const for initializing arrays. (#3567)Dario Nieuwenhuis2024-11-241-7/+4
|
* otg: fix corruption in CONTROL OUT transfers in stm32f4.Dario Nieuwenhuis2024-11-241-18/+2
| | | | | | | | | The RM says we have to process STUP (and therefore clear CNAK to start the data stage) in the DOEPINT STUP interrupt. Seems doing it in RXFLVL when we receive the data is too early. This makes it work consistently on all chips, so the quirk is no longer needed. Fixes #3493 Fixes #3459
* otg: improve trace logging, print bytes as hex.Dario Nieuwenhuis2024-11-241-1/+0
|
* Add USBPHYC clock configuration for H7RS seriesKevin2024-09-222-1/+11
|
* Add OTG_HS support for STM32H7R/SKevin2024-09-222-0/+73
|
* feat(usb): add support for ISO endpointselagil2024-09-051-25/+186
|
* Merge pull request #3281 from elagil/ulpi_add_fs_supportUlf Lilleengen2024-08-251-0/+49
|\ | | | | | | feat: Add support for a full-speed ULPI mode
| * feat: Add support for a full-speed ULPI modeelagil2024-08-241-0/+49
| |
* | Fix errorsDion Dokter2024-07-091-1/+1
|/
* stm32/gpio: refactor AfTypeJan Špaček2024-06-162-8/+7
|
* Emit cargo:rustc-check-cfg instructions from build.rsJan Špaček2024-05-301-2/+2
|
* stm32/rcc: replace generated enable/disable code with runtime infoJan Špaček2024-05-252-4/+4
|
* stm32: add support for STM32H7[RS] "bootflash line", add HIL tests.Dario Nieuwenhuis2024-05-011-2/+2
|
* Configure MAX_EP_COUNT via const genericsDániel Buga2024-04-271-3/+5
|
* Remove extra disable callDániel Buga2024-04-261-2/+3
|