aboutsummaryrefslogtreecommitdiff
path: root/examples/stm32g4/src/bin/pll.rs
Commit message (Expand)AuthorAgeFilesLines
* stm32/rcc: g4: consistent PllSource, add pll pqr limits, simplify a bit.Dario Nieuwenhuis2024-03-041-15/+14
* stm32: autogenerate mux config for all chips.Dario Nieuwenhuis2024-03-011-0/+1
* [embassy-stm32]: started stm32g4 RCC refactorBarnaby Walters2024-02-151-8/+8
* ci: use beta, add secondary nightly ci.Dario Nieuwenhuis2023-12-211-1/+0
* stm32/rcc: consistent casing and naming for PLL enums.Dario Nieuwenhuis2023-11-131-2/+2
* stm32: rename HSI16 -> HSIDario Nieuwenhuis2023-10-221-1/+1
* time: Update examples, tests, and other code to use new Timer::after_x conven...Adam Greig2023-10-151-2/+2
* stm32/rcc: use PLL enums from PAC.Dario Nieuwenhuis2023-10-091-3/+3
* stm32g4: PLL: Add support for configuring PLL_P and PLL_QKevin Lannen2023-06-141-3/+12
* Rename to follow ref manual and CubeIDECarl St-Laurent2023-06-081-2/+2
* Added Vcore boost mode and Flash wait stateCarl St-Laurent2023-06-041-2/+2
* Use HSI16 for exemple since HSE might have a different value depending on boardCarl St-Laurent2023-06-041-3/+2
* Example using PLLCarl St-Laurent2023-06-031-0/+27
generated by cgit (git 2.34.1) at 2026-04-05 23:55:44 +0000