| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | stm32/ipcc: extract tl_mbox linker file to embassy-stm32 | xoviat | 2023-05-27 | 1 | -35/+0 |
| | | |||||
| * | stm32/ipcc: fix hil test | xoviat | 2023-05-21 | 1 | -1/+1 |
| | | |||||
| * | fix memory.x | xoviat | 2023-05-11 | 1 | -4/+4 |
| | | |||||
| * | stm32/ble: fix tests and add instructions to run example | xoviat | 2023-05-11 | 1 | -4/+15 |
| | | |||||
| * | removed hardcoded addresses in memory.x | goueslati | 2023-05-04 | 1 | -19/+2 |
| | | |||||
| * | examples/stm32wb: do not reserve words at start of RAM. | Dario Nieuwenhuis | 2023-02-20 | 1 | -1/+1 |
| | | | | | | | | They're used to communicate from the app to ST's OTA bootloader. See AN5247. This bootloader is optional, must be flashed by the user, and requires changing the FLASH start address as well, so the current memory regions still require modifications to use it. Therefore there's no point in reserving these words. Thanks @adamgreig for investigating the purpose. | ||||
| * | examples/stm32wb: fix linker script. | Dario Nieuwenhuis | 2023-02-19 | 1 | -1/+1 |
| | | | | | | | | | | | cortex-m-rt 0.7.2 now enforces the stack is 8-byte aligned. Stack is placed at `ORIGIN(RAM) + LENGTH(RAM)` by default, which wasn't 8-byte-aligned. See https://github.com/rust-embedded/cortex-m/discussions/469 ST trims 8 bytes from start of RAM, and uses the whole 192kb, so let's just copy that: https://github.com/STMicroelectronics/STM32CubeWB/blob/bceb1dae09f912eae47fba059251d499ba32f4ca/Drivers/CMSIS/Device/ST/STM32WBxx/Source/Templates/gcc/linker/stm32wb55xx_flash_cm4.ld#L48 | ||||
| * | Add missing stm32wl/stm32wb chips except stm32wle | Dario Nieuwenhuis | 2022-04-08 | 1 | -0/+41 |
