aboutsummaryrefslogtreecommitdiff
path: root/examples/stm32wl/src/bin
Commit message (Expand)AuthorAgeFilesLines
* Reverted adding AnyBinding, removed AnyChannel, removed ability for ExtiInput...WillaWillNot2025-11-221-6/+1
* Fixed broken examples/formatting reported by CIWillaWillNot2025-11-211-3/+1
* Updated documentation, fixed EXTI definition issues with chips that have touc...WillaWillNot2025-11-211-2/+14
* adc: remove sample_time from structxoviat2025-11-101-3/+3
* rtc: use consistent api between stop and non-stopxoviat2025-11-041-2/+2
* Rustfmt for edition 2024.Dario Nieuwenhuis2025-10-067-7/+7
* Add Adc::new_with_clock() to configure analog clockPer Rosengren2025-08-301-0/+39
* chore: Wrap link_section attribute with unsafeHiroaki Yutani2025-05-067-7/+7
* Add H7 dual core to common and run fmtDion Dokter2024-08-054-10/+8
* Fix testsDion Dokter2024-08-051-1/+4
* Updated WL examples to use new APIDion Dokter2024-08-057-14/+52
* stm32/rtc: remove use of deprecated .timestamp()Dario Nieuwenhuis2024-03-061-2/+2
* stm32/rcc: unify naming sysclk field to `sys`, enum to `Sysclk`.Dario Nieuwenhuis2024-02-263-3/+3
* stm32/gpio: remove generics.Dario Nieuwenhuis2024-01-221-3/+2
* Change GPIO inherent methods back to `&self`.Dario Nieuwenhuis2024-01-101-1/+1
* ci: use beta, add secondary nightly ci.Dario Nieuwenhuis2023-12-217-7/+0
* Update embedded-hal to 1.0.0-rc.3Dario Nieuwenhuis2023-12-141-1/+1
* Move embassy-lora, lora examples to lora-phy repo.Dario Nieuwenhuis2023-11-293-344/+0
* stm32/rcc: consistent casing and naming for PLL enums.Dario Nieuwenhuis2023-11-135-5/+5
* Update Rust nightly.Dario Nieuwenhuis2023-11-013-0/+3
* stm32/rcc: merge wb into l4/l5.Dario Nieuwenhuis2023-10-235-8/+58
* stm32/rcc: merge wl into l4/l5.Dario Nieuwenhuis2023-10-232-9/+36
* fix clocks in stm32wl rng example.Dario Nieuwenhuis2023-10-171-5/+4
* time: Update examples, tests, and other code to use new Timer::after_x conven...Adam Greig2023-10-153-8/+8
* stm32/rcc: add LSE/LSI to all chips, add RTC to more chips.Dario Nieuwenhuis2023-10-113-7/+3
* stm32/rcc: rename HSE32 to HSEDario Nieuwenhuis2023-10-116-6/+6
* stm32/rtc: enable lse in examples.Dario Nieuwenhuis2023-09-301-0/+2
* stm32/usart: return error instead of panicking on bad baudrate.Dario Nieuwenhuis2023-09-261-2/+2
* Update for rust-lorawan and lora-phy version 2.ceekdee2023-09-243-14/+9
* rcc: more cleanupxoviat2023-09-083-3/+2
* stm32: fix wl re-exportxoviat2023-08-271-3/+3
* stm32/rtc: remove generics and segregate clock selxoviat2023-08-081-4/+1
* stm32: fix rtc and examplesxoviat2023-08-061-1/+1
* stm32/rng: use bind_interrupts!.Dario Nieuwenhuis2023-07-312-6/+11
* Enable RTC on STM32WL chips (#1645)Phil Markgraf2023-07-151-0/+43
* stm32: update stm32-metapac.Dario Nieuwenhuis2023-06-192-6/+4
* Fix examplesRasmus Melchior Jacobsen2023-05-251-5/+5
* Let Flash<Async/Blocking> be a thingRasmus Melchior Jacobsen2023-05-251-1/+1
* Align with new bind_interruptRasmus Melchior Jacobsen2023-05-251-2/+2
* Align examplesRasmus Melchior Jacobsen2023-05-251-6/+6
* Align examplesRasmus Melchior Jacobsen2023-05-251-3/+2
* stm32: move lora to bind_interruptsxoviat2023-05-244-21/+30
* Update Rust nightly.Dario Nieuwenhuis2023-05-193-3/+0
* Fix some typosDirk Stolle2023-05-081-1/+1
* Simplify SUBGHZSPI configuration.ceekdee2023-05-043-12/+3
* Handle SUBGHZSPI as async.ceekdee2023-05-033-35/+11
* Deprecate original LoRa drivers. Update rust-lorawan releases.ceekdee2023-04-251-119/+0
* Add lora-phy examples.ceekdee2023-04-234-107/+139
* Add external LoRa physical layer functionality.ceekdee2023-04-212-0/+191
* Update to rust-lorawan with afit supportUlf Lilleengen2023-04-151-1/+1
generated by cgit (git 2.34.1) at 2026-04-05 20:22:29 +0000