aboutsummaryrefslogtreecommitdiff
path: root/tests/stm32
Commit message (Expand)AuthorAgeFilesLines
* stm32/rcc: add LSE/LSI to all chips, add RTC to more chips.Dario Nieuwenhuis2023-10-113-29/+14
* stm32/rcc: unify L0 and L1.Dario Nieuwenhuis2023-10-111-1/+1
* stm32/rcc: use more PLL etc enums from PAC.Dario Nieuwenhuis2023-10-111-4/+4
* Patch tests & examplesGabriel Górski2023-10-091-2/+1
* stm32/rcc: use PLL enums from PAC.Dario Nieuwenhuis2023-10-091-21/+21
* h7: enable rtc testMatt Ickstadt2023-10-062-5/+14
* tests/stm32: increase tickrate for better precision.Dario Nieuwenhuis2023-10-041-1/+1
* Remove a few ultra-verbose logs.Dario Nieuwenhuis2023-10-031-1/+1
* stm32/hil: add f2, f3, f7, l49Dario Nieuwenhuis2023-10-033-3/+82
* tests/stm32: use default clock configxoviat2023-10-021-1/+4
* tests/stm32: add eth test.Dario Nieuwenhuis2023-10-023-3/+159
* test: set DEFMT_LOG not too verbose so net perf tests pass with `cargo run`.Dario Nieuwenhuis2023-09-281-2/+5
* tests/stm32: add L0, L1, L4, L4+, L5Dario Nieuwenhuis2023-09-263-2/+97
* stm32/usart: enable fifo mode on usartv4.Dario Nieuwenhuis2023-09-261-16/+26
* stm32/usart: return error instead of panicking on bad baudrate.Dario Nieuwenhuis2023-09-263-5/+5
* tests/stm32: centralize pin configuration.Dario Nieuwenhuis2023-09-257-243/+119
* stm32/low-power: create one critical-section for all time opsxoviat2023-09-211-10/+23
* stm32/rcc: unify h5 and h7.Dario Nieuwenhuis2023-09-211-3/+26
* ci: fix testsxoviat2023-09-172-2/+6
* feat: bump embassy-sync version to 0.3.0Ulf Lilleengen2023-09-141-1/+1
* Merge pull request #1833 from xoviat/rtcxoviat2023-08-281-2/+4
|\
| * stm32: fix rtc wakeup timing and add dbgxoviat2023-08-271-2/+4
* | Release embassy-time v0.1.3Jesse Braham2023-08-281-1/+1
|/
* stm32: re-export rtcclocksourcexoviat2023-08-272-2/+4
* tests/stm32: add stop and cleanpuxoviat2023-08-262-1/+61
* Bump executor crate version to 0.3.0Dániel Buga2023-08-231-1/+1
* stm32/can: make latency assertion more lenient.Dario Nieuwenhuis2023-08-201-2/+2
* Update embedded-hal to 1.0.0-rc.1 (#1783)Dario Nieuwenhuis2023-08-161-2/+2
* tests/stm32: fix rtc testxoviat2023-08-081-10/+6
* stm32/can: Fix latency measurement in testschemicstry2023-07-311-3/+13
* Merge remote-tracking branch 'origin/main' into bxcan_timestampchemicstry2023-07-315-15/+102
|\
| * Set frequency in stm32 SPI examplesbofh2023-07-312-10/+12
| * Remove unused importsbofh2023-07-302-2/+0
| * Fix more stm32 SPI examplesbofh2023-07-302-2/+0
| * Add DAC HIL test with ADCJuliDi2023-07-273-3/+92
* | stm32/can: implement proper RX timestampschemicstry2023-07-251-3/+10
|/
* stm32/rcc: use wpan default only for wpanxoviat2023-07-242-2/+10
* wpan: further optimize mac eventxoviat2023-07-201-14/+9
* - optimize event to parse opcode only oncexoviat2023-07-191-11/+20
* wpan/mac: use lifetimes to control eventsxoviat2023-07-161-12/+20
* wpan/mac: use slice view to avoid copyxoviat2023-07-161-1/+5
* wpan: factor mac logic into other modxoviat2023-07-151-3/+3
* stm32/tests: fix cargoxoviat2023-07-151-0/+1
* wpan: add mac testxoviat2023-07-154-8/+124
* fix testGhaithOueslati2023-07-151-3/+0
* rp/gpio: fix is_set_high/is_set_low, expand tests.Dario Nieuwenhuis2023-07-111-2/+34
* Merge pull request #1624 from embassy-rs/release-embassy-time-v0.1.2Dario Nieuwenhuis2023-07-051-1/+1
|\
| * Release embassy-time v0.1.2Dario Nieuwenhuis2023-07-061-1/+1
* | Merge pull request #1578 from schphil/can-splitxoviat2023-07-051-2/+5
|\ \ | |/ |/|
| * fix stm32 can testPhilipp Scheff2023-07-041-1/+1
generated by cgit (git 2.34.1) at 2026-04-07 20:49:52 +0000