aboutsummaryrefslogtreecommitdiff
path: root/examples/nrf52840/src/bin/buffered_uart.rs
diff options
context:
space:
mode:
authorDario Nieuwenhuis <[email protected]>2023-03-05 20:17:52 +0100
committerDario Nieuwenhuis <[email protected]>2023-03-06 00:17:51 +0100
commit9cf000ef4edd8f230b348ede8d7ce015045a0035 (patch)
treeed3db0facdb024479843691292121daa04f0975f /examples/nrf52840/src/bin/buffered_uart.rs
parent42c13c8c3d9514866c2842009f76e88e8cb01b22 (diff)
nrf/uart: switch to new interrupt binding.
Diffstat (limited to 'examples/nrf52840/src/bin/buffered_uart.rs')
-rw-r--r--examples/nrf52840/src/bin/buffered_uart.rs11
1 files changed, 7 insertions, 4 deletions
diff --git a/examples/nrf52840/src/bin/buffered_uart.rs b/examples/nrf52840/src/bin/buffered_uart.rs
index 5b934b7d6..238695371 100644
--- a/examples/nrf52840/src/bin/buffered_uart.rs
+++ b/examples/nrf52840/src/bin/buffered_uart.rs
@@ -4,11 +4,15 @@
4 4
5use defmt::*; 5use defmt::*;
6use embassy_executor::Spawner; 6use embassy_executor::Spawner;
7use embassy_nrf::buffered_uarte::BufferedUarte; 7use embassy_nrf::buffered_uarte::{self, BufferedUarte};
8use embassy_nrf::{interrupt, uarte}; 8use embassy_nrf::{bind_interrupts, peripherals, uarte};
9use embedded_io::asynch::Write; 9use embedded_io::asynch::Write;
10use {defmt_rtt as _, panic_probe as _}; 10use {defmt_rtt as _, panic_probe as _};
11 11
12bind_interrupts!(struct Irqs {
13 UARTE0_UART0 => buffered_uarte::InterruptHandler<peripherals::UARTE0>;
14});
15
12#[embassy_executor::main] 16#[embassy_executor::main]
13async fn main(_spawner: Spawner) { 17async fn main(_spawner: Spawner) {
14 let p = embassy_nrf::init(Default::default()); 18 let p = embassy_nrf::init(Default::default());
@@ -19,14 +23,13 @@ async fn main(_spawner: Spawner) {
19 let mut tx_buffer = [0u8; 4096]; 23 let mut tx_buffer = [0u8; 4096];
20 let mut rx_buffer = [0u8; 4096]; 24 let mut rx_buffer = [0u8; 4096];
21 25
22 let irq = interrupt::take!(UARTE0_UART0);
23 let mut u = BufferedUarte::new( 26 let mut u = BufferedUarte::new(
24 p.UARTE0, 27 p.UARTE0,
25 p.TIMER0, 28 p.TIMER0,
26 p.PPI_CH0, 29 p.PPI_CH0,
27 p.PPI_CH1, 30 p.PPI_CH1,
28 p.PPI_GROUP0, 31 p.PPI_GROUP0,
29 irq, 32 Irqs,
30 p.P0_08, 33 p.P0_08,
31 p.P0_06, 34 p.P0_06,
32 config, 35 config,