aboutsummaryrefslogtreecommitdiff
path: root/embassy-stm32/src/rcc/bd.rs
Commit message (Expand)AuthorAgeFilesLines
* cfg out unused itemseverdrone2025-11-111-2/+6
* Merge branch main into n6everdrone2025-11-111-7/+33
|\
| * stm32: add backup sram modxoviat2025-11-061-0/+26
| * Rustfmt for edition 2024.Dario Nieuwenhuis2025-10-061-2/+2
| * stm32: update metapac, add L4+ to CI.Dario Nieuwenhuis2025-09-261-5/+5
* | Add `cfg`s for N6 family in BDeverdrone2025-09-211-20/+82
|/
* fixup! feat(stm32-l): provide a `const` constructor on `rcc::Config`ROMemories2025-05-261-0/+1
* feat(stm32-l): provide a `const` constructor on `rcc::Config`ROMemories2025-05-211-7/+11
* chore: fix buildelagil2025-01-031-2/+2
* rcc: enable lse for stm32u0Christian Enderle2024-11-221-2/+5
* fixed hanging when lse_sysen disabledChristian Enderle2024-11-181-1/+3
* Enable user to choose to pass lse clock to peripheralsChristian Enderle2024-11-181-0/+24
* Fix dma nvic issues on dual core linesAlexandros Liarokapis2024-08-171-0/+2
* Emit cargo:rustc-check-cfg instructions from build.rsJan Špaček2024-05-301-3/+3
* stm32: add support for STM32H7[RS] "bootflash line", add HIL tests.Dario Nieuwenhuis2024-05-011-6/+7
* stm32 H5: LSE low drive mode is not functionaleZio Pan2024-03-271-0/+2
* Merge branch 'main' into stm32l0-reset-rtcDario Nieuwenhuis2024-02-231-5/+12
|\
| * stm32/rcc: workaround nonsense RAM suicide errata on backup domain reset.Dario Nieuwenhuis2024-02-231-5/+12
* | stm32/rcc: reset RTC on stm32l0fe1es2024-02-191-1/+1
|/
* rcc: ahb/apb -> hclk/pclkxoviat2023-10-151-4/+4
* stm32/rcc: LSE xtal is 32768hz, not 32000hz.Dario Nieuwenhuis2023-10-111-1/+1
* stm32/rcc: add LSE/LSI to all chips, add RTC to more chips.Dario Nieuwenhuis2023-10-111-86/+131
* stm32/rcc: unify L0 and L1.Dario Nieuwenhuis2023-10-111-1/+1
* h7: implement RTC and LSE clock configurationMatt Ickstadt2023-10-061-14/+33
* wpan: re-enable HIL testsxoviat2023-10-031-0/+4
* stm32/rcc: reset backup domain before enabling LSE.Dario Nieuwenhuis2023-10-021-46/+47
* stm32/rtc: use rccperi enablexoviat2023-09-251-5/+0
* stm32: fix bd lsixoviat2023-09-241-6/+7
* fix low-power: APB1 needed for LSEChristian Enderle2023-09-211-0/+5
* stm32: update configure_ls as agreedxoviat2023-09-171-28/+30
* stm32: add stm32wba support.Dario Nieuwenhuis2023-09-161-68/+42
* stm32: add lp to l0xoviat2023-09-141-2/+2
* rcc: more cleanupxoviat2023-09-081-41/+42
* stm32: extract lse/lsi into bd modxoviat2023-09-061-3/+3
* stm32/rcc: add lsi and lse bd abstractionxoviat2023-09-061-2/+74
* stm32/bd: consolidate enable_rtcxoviat2023-08-281-32/+7
* stm32/bd: fix errorsxoviat2023-08-271-4/+12
* rcc/bd: consolidate modxoviat2023-08-271-70/+37
* stm32/bd: allow dead codexoviat2023-08-271-0/+8
* stm32: extract backupdomain into modxoviat2023-08-271-0/+168
generated by cgit (git 2.34.1) at 2026-04-05 20:04:39 +0000