aboutsummaryrefslogtreecommitdiff
path: root/embassy-stm32/src/rcc/wba.rs
Commit message (Expand)AuthorAgeFilesLines
* stm32: disable HSI if not usedBernát Süli2025-12-181-0/+5
* Rustfmt for edition 2024.Dario Nieuwenhuis2025-10-061-3/+6
* Added vrefbuf driver.Gerzain Mata2025-08-101-1/+13
* Cargo fmtGerzain Mata2025-07-271-16/+17
* Added changes based on PR reviewGerzain Mata2025-07-271-23/+4
* Added support for PLL as a clock source on STM32WBAGerzain Mata2025-07-251-10/+237
* Adds ADC4 for WBApurepani2025-06-301-0/+1
* fixup! feat(stm32-wba): provide a `const` constructor on `rcc::Config`ROMemories2025-05-261-2/+0
* feat(stm32-wba): provide a `const` constructor on `rcc::Config`ROMemories2025-05-211-4/+11
* Fix dma nvic issues on dual core linesAlexandros Liarokapis2024-08-171-0/+1
* stm32: autogenerate mux config for all chips.Dario Nieuwenhuis2024-03-011-7/+6
* stm32/rcc: unify naming sysclk field to `sys`, enum to `Sysclk`.Dario Nieuwenhuis2024-02-261-12/+12
* stm32: update metapac.Dario Nieuwenhuis2024-02-161-1/+1
* stm32: autogenerate clocks struct, enable mux for all chips.Dario Nieuwenhuis2024-02-021-13/+19
* Migrate STM32WBA to RCCv3Romain Goyet2024-02-021-90/+103
* STM32WBA's high speed external clock has to run at 32 MHzRomain Goyet2024-02-011-6/+8
* stm32/rcc: consistent casing and naming for PLL enums.Dario Nieuwenhuis2023-11-131-4/+4
* stm32: rename HSI16 -> HSIDario Nieuwenhuis2023-10-221-6/+6
* stm32: update metapacxoviat2023-10-201-2/+2
* rcc: ahb/apb -> hclk/pclkxoviat2023-10-151-8/+8
* stm32/rcc: add LSE/LSI to all chips, add RTC to more chips.Dario Nieuwenhuis2023-10-111-4/+5
* stm32/rcc: rename HSE32 to HSEDario Nieuwenhuis2023-10-111-2/+2
* stm32/rcc: use more PLL etc enums from PAC.Dario Nieuwenhuis2023-10-111-4/+4
* stm32/rcc: use AHBPrescaler div impls in stm32wbaDario Nieuwenhuis2023-09-171-59/+29
* stm32: add stm32wba support.Dario Nieuwenhuis2023-09-161-0/+184
generated by cgit (git 2.34.1) at 2026-04-05 18:49:44 +0000