| Commit message (Collapse) | Author | Age | Files | Lines | |
|---|---|---|---|---|---|
| * | refactor with clippy | eZio Pan | 2024-01-06 | 1 | -1/+2 |
| | | |||||
| * | stm32/timer: docs. | Dario Nieuwenhuis | 2023-12-19 | 1 | -6/+25 |
| | | |||||
| * | stm32: more docs. | Dario Nieuwenhuis | 2023-12-18 | 1 | -0/+2 |
| | | |||||
| * | Merge branch 'master' into center-align | Dion Dokter | 2023-10-20 | 1 | -3/+42 |
| |\ | |||||
| | * | STM32: timer enable_output does not take bool, but just enables the output | Ralf | 2023-10-13 | 1 | -1/+1 |
| | | | |||||
| | * | enable clock first | pbert | 2023-10-12 | 1 | -1/+1 |
| | | | |||||
| | * | STM32: combine RccPeripherals reset() and enable() to reset_and_enable() | pbert | 2023-10-12 | 1 | -2/+1 |
| | | | |||||
| | * | Implemented Pwm trait for complementary pwm from embedded_hal | randi | 2023-10-07 | 1 | -0/+40 |
| | | | |||||
| * | | Do affect the frequency | Dion Dokter | 2023-10-02 | 1 | -2/+7 |
| | | | |||||
| * | | stm32: Add the ability to center-align timers | Dion Dokter | 2023-10-01 | 1 | -2/+4 |
| |/ | |||||
| * | stm32: allow setting the PWM output polarity | Aurelien Jacobs | 2023-08-18 | 1 | -0/+5 |
| | | |||||
| * | stm32: allow setting PWM duty cycle to 100% | Aurélien Jacobs | 2023-08-18 | 1 | -2/+2 |
| | | | | | | | | | Setting the compare_value to max_compare_value make the PWM output go low when the timer reach the max_compare_value and go high again on the next timer clock, when the value roll back to 0. So to allow a 100% PWM that never goes low, the compare_value must be set to max_compare_value + 1. | ||||
| * | embassy-stm32: Misc clippy fixes | Grant Miller | 2023-08-06 | 1 | -3/+2 |
| | | |||||
| * | stm32/pwm: add output type control | xoviat | 2023-07-29 | 1 | -8/+8 |
| | | |||||
| * | stm32/timer: merge pwm module into timer. (#1703) | Dario Nieuwenhuis | 2023-07-28 | 1 | -0/+250 |
| The traits there are applicable to timer use cases other than PWM. It doesn't make sense to keep them separated. | |||||
