aboutsummaryrefslogtreecommitdiff
path: root/examples/stm32l4/src/bin/rtc.rs
diff options
context:
space:
mode:
authorDario Nieuwenhuis <[email protected]>2023-10-23 00:28:54 +0200
committerDario Nieuwenhuis <[email protected]>2023-10-23 00:31:36 +0200
commitb9e13cb5d1ca3e85a02b2a37b7ee14f73663b1bd (patch)
tree1ae33453bcee12a6aaf4cfdd8dc1795187c7cadc /examples/stm32l4/src/bin/rtc.rs
parent46ff2c82aa3193dd1378b142be284aa746045923 (diff)
stm32/rcc: merge wl into l4/l5.
Diffstat (limited to 'examples/stm32l4/src/bin/rtc.rs')
-rw-r--r--examples/stm32l4/src/bin/rtc.rs29
1 files changed, 17 insertions, 12 deletions
diff --git a/examples/stm32l4/src/bin/rtc.rs b/examples/stm32l4/src/bin/rtc.rs
index fec0a349d..69527c9ad 100644
--- a/examples/stm32l4/src/bin/rtc.rs
+++ b/examples/stm32l4/src/bin/rtc.rs
@@ -5,7 +5,6 @@
5use chrono::{NaiveDate, NaiveDateTime}; 5use chrono::{NaiveDate, NaiveDateTime};
6use defmt::*; 6use defmt::*;
7use embassy_executor::Spawner; 7use embassy_executor::Spawner;
8use embassy_stm32::rcc::{ClockSrc, LsConfig, PLLSource, Pll, PllMul, PllPreDiv, PllRDiv};
9use embassy_stm32::rtc::{Rtc, RtcConfig}; 8use embassy_stm32::rtc::{Rtc, RtcConfig};
10use embassy_stm32::time::Hertz; 9use embassy_stm32::time::Hertz;
11use embassy_stm32::Config; 10use embassy_stm32::Config;
@@ -15,17 +14,23 @@ use {defmt_rtt as _, panic_probe as _};
15#[embassy_executor::main] 14#[embassy_executor::main]
16async fn main(_spawner: Spawner) { 15async fn main(_spawner: Spawner) {
17 let mut config = Config::default(); 16 let mut config = Config::default();
18 config.rcc.mux = ClockSrc::PLL1_R; 17 {
19 config.rcc.hse = Some(Hertz::mhz(8)); 18 use embassy_stm32::rcc::*;
20 config.rcc.pll = Some(Pll { 19 config.rcc.mux = ClockSrc::PLL1_R;
21 source: PLLSource::HSE, 20 config.rcc.hse = Some(Hse {
22 prediv: PllPreDiv::DIV1, 21 freq: Hertz::mhz(8),
23 mul: PllMul::MUL20, 22 mode: HseMode::Oscillator,
24 divp: None, 23 });
25 divq: None, 24 config.rcc.pll = Some(Pll {
26 divr: Some(PllRDiv::DIV2), // sysclk 80Mhz clock (8 / 1 * 20 / 2) 25 source: PLLSource::HSE,
27 }); 26 prediv: PllPreDiv::DIV1,
28 config.rcc.ls = LsConfig::default_lse(); 27 mul: PllMul::MUL20,
28 divp: None,
29 divq: None,
30 divr: Some(PllRDiv::DIV2), // sysclk 80Mhz clock (8 / 1 * 20 / 2)
31 });
32 config.rcc.ls = LsConfig::default_lse();
33 }
29 let p = embassy_stm32::init(config); 34 let p = embassy_stm32::init(config);
30 35
31 info!("Hello World!"); 36 info!("Hello World!");