| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| ... | |
| * | | | Add stm32 dsihost driver | Joël Schulz-Ansres | 2024-05-02 | 4 | -1/+13 |
| * | | | stm32: add support for STM32H7[RS] "bootflash line", add HIL tests. | Dario Nieuwenhuis | 2024-05-01 | 5 | -66/+194 |
| * | | | stm32: update metapac. Adds U5 LPDMA, fixes ADC_COMMONs. | Dario Nieuwenhuis | 2024-04-29 | 1 | -36/+48 |
| * | | | low power for h5 | eZio Pan | 2024-04-28 | 4 | -0/+8 |
| |/ / |
|
| * | | Add stm32u0 support. | Dario Nieuwenhuis | 2024-04-14 | 3 | -6/+26 |
| * | | Expose RCC enable and disable methods | chemicstry | 2024-04-12 | 1 | -0/+18 |
| |/ |
|
| * | Fix 'clocok' typo in RCC docs | Dillon McEwan | 2024-04-05 | 1 | -1/+1 |
| * | stm32 H5: LSE low drive mode is not functional | eZio Pan | 2024-03-27 | 1 | -0/+2 |
| * | stm32: use private_bounds for sealed traits. | Dario Nieuwenhuis | 2024-03-23 | 3 | -34/+36 |
| * | Check for CPU_FREQ_BOOST | Dominic | 2024-03-09 | 1 | -1/+8 |
| * | Fix incorrect D1CPRE max for STM32H7 RM0468 | Dominic | 2024-03-09 | 1 | -1/+1 |
| * | update stm32c0 HSI frequency | Tomas Barton | 2024-03-07 | 1 | -1/+1 |
| * | stm32/rcc: port c0 to new api. Add c0 HSIKER/HSISYS support. | Dario Nieuwenhuis | 2024-03-04 | 1 | -95/+129 |
| * | stm32/rcc: port g0 to new api. | Dario Nieuwenhuis | 2024-03-04 | 1 | -254/+228 |
| * | stm32/rcc: g4: consistent PllSource, add pll pqr limits, simplify a bit. | Dario Nieuwenhuis | 2024-03-04 | 1 | -107/+111 |
| * | stm32: autogenerate mux config for all chips. | Dario Nieuwenhuis | 2024-03-01 | 10 | -246/+97 |
| * | added FDCANSEL logic for H7 | Maia | 2024-02-27 | 1 | -0/+3 |
| * | stm32: update metapac. | Dario Nieuwenhuis | 2024-02-26 | 5 | -0/+6 |
| * | :facepalm: | Eli Orona | 2024-02-25 | 1 | -1/+1 |
| * | Rust FMT | Eli Orona | 2024-02-25 | 1 | -1/+1 |
| * | Add `pll1_p_mul_2` clock. | Eli Orona | 2024-02-25 | 1 | -0/+5 |
| * | stm32/rcc: unify naming sysclk field to `sys`, enum to `Sysclk`. | Dario Nieuwenhuis | 2024-02-26 | 5 | -50/+50 |
| * | Merge pull request #2583 from OroArmor/tim_pll_clk | Dario Nieuwenhuis | 2024-02-25 | 2 | -8/+14 |
| |\ |
|
| | * | Fix report with the same name | Eli Orona | 2024-02-24 | 1 | -1/+1 |
| | * | Move to internal mod and re-export the enums | Eli Orona | 2024-02-24 | 2 | -9/+7 |
| | * | Rust fmt | Eli Orona | 2024-02-20 | 1 | -1/+1 |
| | * | Move to a single Mux Struct. | Eli Orona | 2024-02-20 | 2 | -6/+8 |
| | * | Move to auto-generated based system. | Eli Orona | 2024-02-16 | 1 | -215/+6 |
| | * | Update f013.rs | Eli Orona | 2024-02-16 | 1 | -5/+5 |
| | * | Fix build | Eli Orona | 2024-02-16 | 1 | -5/+5 |
| | * | Rustfmt | Eli Orona | 2024-02-16 | 1 | -9/+45 |
| | * | Update f013.rs | Eli Orona | 2024-02-16 | 1 | -18/+27 |
| | * | Remove extraneous , in cfg | Eli Orona | 2024-02-15 | 1 | -8/+8 |
| | * | rustfmt | Eli Orona | 2024-02-15 | 1 | -14/+21 |
| | * | Clean up register setting | Eli Orona | 2024-02-15 | 1 | -95/+23 |
| | * | Fix cfg lines | Eli Orona | 2024-02-15 | 1 | -2/+3 |
| | * | Rust fmt and fix build. | Eli Orona | 2024-02-15 | 1 | -52/+45 |
| | * | I believe that this enables the PLL clock input to different TIMs for the STM... | Eli Orona | 2024-02-15 | 1 | -0/+241 |
| * | | Merge pull request #2618 from barnabywalters/g4rcc | Dario Nieuwenhuis | 2024-02-23 | 1 | -17/+35 |
| |\ \ |
|
| | * | | [embassy-stm32] G4 RCC refactor amendments and additions | Barnaby Walters | 2024-02-23 | 1 | -17/+35 |
| * | | | Merge branch 'main' into stm32l0-reset-rtc | Dario Nieuwenhuis | 2024-02-23 | 2 | -351/+293 |
| |\ \ \ |
|
| | * | | | stm32/rcc: port U5 to new API, add all PLLs, all HSE modes. | Dario Nieuwenhuis | 2024-02-23 | 1 | -346/+281 |
| | |/ / |
|
| | * | | stm32/rcc: workaround nonsense RAM suicide errata on backup domain reset. | Dario Nieuwenhuis | 2024-02-23 | 1 | -5/+12 |
| * | | | stm32/rcc: reset RTC on stm32l0 | fe1es | 2024-02-19 | 1 | -1/+1 |
| |/ / |
|
| * | | Merge pull request #2579 from barnabywalters/g4rcc | Dario Nieuwenhuis | 2024-02-16 | 1 | -151/+203 |
| |\ \
| |/
|/| |
|
| | * | Refinements | Barnaby Walters | 2024-02-17 | 1 | -35/+32 |
| | * | Configured SYSCLK after boost mode, added comments | Barnaby Walters | 2024-02-16 | 1 | -7/+12 |
| | * | Added documentation, fixed and refined boost and flash read latency config | Barnaby Walters | 2024-02-16 | 1 | -30/+39 |
| | * | Configured HSI48 if enabled, assert is enabled if chosen as clk48 source | Barnaby Walters | 2024-02-16 | 1 | -2/+11 |
| | * | Removed redundant HSI48 configuration | Barnaby Walters | 2024-02-16 | 1 | -22/+10 |
