aboutsummaryrefslogtreecommitdiff
path: root/embassy-stm32/src/usart
Commit message (Expand)AuthorAgeFilesLines
* low-power: use scoped block stopxoviat2025-12-081-4/+4
* stm32: extract busychannel into common apixoviat2025-11-251-8/+4
* stm32: allow granular stop for uartxoviat2025-11-252-4/+19
* fix: fix incorrect logic for buffered usart transmission complete.xoviat2025-11-181-1/+1
* remove csxoviat2025-10-301-13/+10
* stm32/uart: fix rb uart racexoviat2025-10-291-9/+4
* Rustfmt for edition 2024.Dario Nieuwenhuis2025-10-063-11/+11
* STM32: USART: Change eager_reads from bool to Option<usize>Adam Greig2025-10-013-31/+64
* STM32: USART: Make BufferedUartRx return all available bytes when they wrap a...Adam Greig2025-10-011-14/+23
* STM32: USART: Add de_assertion_time and de_deassertion_time configsAdam Greig2025-10-011-0/+42
* STM32: USART: Add `eager_reads` config optionAdam Greig2025-10-013-47/+95
* stm32/usart: fix blocking flushBirk Tjelmeland2025-09-101-1/+3
* stm32/afio: make the A generic param only appear in chips with AFIO.Dario Nieuwenhuis2025-09-052-76/+76
* Add STM32F1 AFIO remapFabian Wolter2025-09-052-82/+82
* fix: buildelagil2025-09-051-2/+2
* feat: add new_with_table() initializer for ring-buffers and removal of Regist...etiennecollin2025-09-051-3/+2
* feat: custom dma configuration using RegisterUpdaters structetiennecollin2025-09-051-1/+2
* fix: modified dma channel state managementetiennecollin2025-09-051-1/+1
* feat: wip, write buffer in halveselagil2025-09-051-1/+1
* feat: gpdma support (wip)elagil2025-09-051-2/+0
* Fix stm32 buffered half-duplex uart receivechemicstry2025-07-162-1/+3
* Fix impl embedded_hal_nb::serial::Write for embassy_stm32::usart::UartTxqwerty191062025-07-031-1/+15
* Merge pull request #4251 from kpfleming/improve-stm32-ringbuffereduart-docsDario Nieuwenhuis2025-06-011-8/+71
|\
| * Move new documentation to RingBufferedUartRx struct.Kevin P. Fleming2025-05-241-56/+62
| * stm32: Expand documentation of RingBufferedUartRx.Kevin P. Fleming2025-05-241-8/+65
* | stm32: Assert in BufferedUart that the buffers are not empty.Kevin P. Fleming2025-05-251-0/+2
|/
* Merge pull request #3965 from toon23/stm32_usart-pin_configDario Nieuwenhuis2025-04-182-91/+83
|\
| * Stm32 usart: better names for open drain pin modesAnton Pöhl2025-04-161-6/+6
| * Stm32 usart: Remove meaningless pin configurationsAnton Pöhl2025-04-121-10/+0
| * FormatAnton Pöhl2025-04-112-23/+5
| * Stm32 usart: remove HalfDuplexConfigAnton Pöhl2025-04-112-38/+8
| * Stm32 usart: make pin modes of cts, tx, rts and de configurableAnton Pöhl2025-04-112-34/+84
* | fix(stm32): handle half-duplex in ringbuffered readBadr Bouslikhin2025-04-062-1/+10
* | BufferedUart initializationMichael Gomez2025-04-041-5/+5
* | Merge branch 'main' into fix/ringbuffered-error-handling to resolve merge con...Tobias Naumann2025-03-313-130/+130
|\ \
| * \ Merge pull request #3968 from embedded-rust-iml/feature/ringbuffered-embedded...Ulf Lilleengen2025-03-311-11/+38
| |\ \ | | |/ | |/|
| * | Remove Peripheral trait, rename PeripheralRef->Peri.Dario Nieuwenhuis2025-03-273-130/+130
* | | Cleanup stm32_metapac register usage in usart moduleTobias Naumann2025-03-271-3/+3
* | | Fix unused importsTobias Naumann2025-03-272-11/+2
* | | Check and clear idle and error flags togetherTobias Naumann2025-03-211-40/+39
* | | Use write closure to clear idle flag, only read rdr on usart versions which n...Tobias Naumann2025-03-211-7/+6
| |/ |/|
* | Add embedded_hal_nb::serial::Read impl for RingBufferedUartRxTobias Naumann2025-03-211-11/+38
|/
* Recover from errors in ringbuffered usartTobias Naumann2025-03-201-5/+10
* fixRogan Morrow2025-02-281-3/+1
* fixRogan Morrow2025-02-281-2/+3
* add missing moduleRogan Morrow2025-02-281-0/+1
* feature flagRogan Morrow2025-02-281-3/+6
* add separate tx wakerRogan Morrow2025-02-281-1/+4
* only clear idle flagRogan Morrow2025-02-281-1/+3
* Implement `core::error::Error` for STM32 Serial DevicesGuy Marino2025-02-261-0/+16
generated by cgit (git 2.34.1) at 2026-04-05 23:55:58 +0000